Axiado

ASIC Design Engineer

Hyderabad, TG, India · On-site · Full-time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerAxiado
  • LocationHyderabad, TG, India
  • Work styleOn-site
  • Employment typeFull-time
  • Employer posted

ASIC/SoC Design position is your opportunity to join one of the industry’s leading companies in Smart Edge SoCs for network/systems control, management security systems, and IIoT. You should have prior knowledge of logic design and computer architecture. As the ASIC/SoC Design Engineer for Axiado, you will have the opportunity to work in all areas of the SoC design flow. You will work closely with the Architecture, Verification, Physical Design and Software teams, and report to the Director of Engineering.

KEY RESPONSIBILITIES

  • Help develop the design and implementation of SoCs.
  • Micro-architecture design, RTL coding, synthesis, timing closure, and documentation of various RTL blocks;
  • Top-level and block-level performance, bandwidth, and power optimization;
  • Work with FPGA engineers to perform early prototyping; and
  • Support test program development, chip validation, and chip life until production maturity.
  • Collaboration with firmware, software, DV, FPGA, DFT, SoC integration, and backend teams throughout various stages of ASIC development.
Show full description
  • 8+ years of experience in RTL logic design, verification, synthesis, and timing optimization;
  • Proficient in writing clear, implementable micro-architecture specifications;
  • Expertise in writing efficient RTL code in Verilog and SoC integration
  • Good understanding of assertions, coverage analysis, RTL synthesis, and timing closure;
  • Should have worked on interface protocols like PCIe, USB, Ethernet, DDR3/4, LPDDR, I2C/I3C, SPI, SD/SDIO/eMMC, UART, etc.
  • Experience in design bring up and debug on FPGA based emulation platforms like HAPS, Veloce.
  • Fluency with scripting languages (e.g., Perl, Python);
  • Must have gone through at least one tapeout.
  • Preferred: Silicon bring-up and debug experience
  • Experience in working with repository management tools like Bitbucket/ Jenkins and bug tracking tools like JIRA.

Axiado is committed to attracting, developing, and retaining the highest caliber talent in a diverse and multifaceted environment. We are headquartered in the heart of Silicon Valley, with access to the world's leading research, technology and talent.

We are building an exceptional team to secure every node on the internet. For us, solving real-world problems takes precedence over purely theoretical problems. As a result, we prefer individuals with persistence, intelligence and high curiosity over pedigree alone. Working hard and smart, continuous learning and mutual support are all part of who we are.

Axiado is an Equal Opportunity Employer. Axiado does not discriminate on the basis of race, religion, color, sex, gender identity, sexual orientation, age, non-disqualifying physical or mental disability, national origin, veteran status or any other basis covered by appropriate law. All employment is decided on the basis of qualifications, merit, and business need.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

Software engineer jobs in Hyderabad

ROLIVA currently lists 279 open roles like this in Hyderabad.

Employers hiring for this

  • ServiceNow22 open roles
  • Nagarro16 open roles
  • State Street15 open roles
  • Silicon Labs14 open roles
  • Renesas Electronics12 open roles

Top skills asked for

Listings whose description mentions each term. A mention is not a requirement.

At a glance

  • Work styleOn-site
  • Employment typeFull-time
  • SeniorityEntry level
  • Employer posted
  • Added to ROLIVA
  • Last checked

Skills in this posting

Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.

Python Jira

Explore similar roles

Similar jobs

Permitflow

Staff Software Engineer

New York City, New York, United States

HybridFullTimeUSD 200,000–275,000/year

Permitflow

Software Engineer

New York City, New York, United States

HybridFullTimeUSD 165,000–250,000/year

Aiprise

Software Engineer II

San Jose, California, United States

On-siteFullTimeUSD 150,000–185,000/year

Aiprise

Software Engineer I

San Jose, California, United States

On-siteFullTimeUSD 115,000–150,000/year