HP
ASIC Design Engineer
Singapore, South West, Singapore · Work style not stated · Full time
Apply on the employer’s site ↗See how well you match this job
You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.
About the role
Description from the employer’s posting. Check the employer’s page for the current version.
- EmployerHP
- LocationSingapore, South West, Singapore
- Work styleWork style not stated
- Employment typeFull time
- Employer posted
ASIC Design Engineer
Description -
Description
We are looking for a motivated ASIC Design Engineer to support the development of digital ASIC components for printing systems. The candidate will work closely with experienced engineers and contribute to design implementation, verification, and system integration activities.
Key Responsibilities:
- Design and develop functional blocks and subsystems of digital ASICs from specification through RTL implementation, verification, silicon validation, and qualification.
- Support silicon validation and debug activities under the guidance of senior engineers.
- Collaborate with cross-functional teams to align on specifications, conduct design reviews, and maintain clear technical documentation
- Contribute ideas to future ASIC design improvements and innovation efforts.
- Develop understanding of Inkjet and LaserJet print architecture and data path requirements to support effective ASIC design and integration.
- Support FPGA or software-based prototyping of ASIC designs to enable pre-silicon and post-silicon firmware development and system verification.
- Contribute to design methodology improvements and tool automation to enhance engineering efficiency and design quality.
Show full description
Individuals who do well in this role typically have:
- BS or MS degree in Electrical Engineering, Computer Engineering, or a related field, with a focus on VLSI or digital design.
- Minimum of 3 years of ASIC or SoC design experience.
- Familiarity with the digital ASIC/SoC design flow from RTL development through silicon characterization.
- Familiarity with Synopsys and Cadence EDA tools for simulation, synthesis, static timing analysis (STA), formal verification, and assertion-based verification.
- Proficiency in Verilog/SystemVerilog and familiarity with scripting or programming languages such as Python, Perl, C, or C++.
- Familiarity with version control and collaborative development workflows using tools such as Git or GitHub.
- Strong analytical and problem-solving skills and willingness to learn
- Good communication and teamwork skills
- Working knowledge of electronic components, printed circuit assembly (PCA) design, and common lab test equipment is an advantage.
Experience in one or more of the following areas is a strong plus:
- Basic knowledge of Inkjet or LaserJet printing technology
- FPGA design methodology using Xilinx or Intel/Altera tools.
- Design database management, scripting, and design flow automation.
- ARM-based processor or subsystem design including AMBA/AXI/AHB/APB familiarity
- Memory and storage subsystems such as DDR, Flash, and eMMC.
- Use of AI tools and scripting to improve design, verification, debug, and automation efficiency.
- General AI knowledge and practical use of AI tools for research, learning, documentation, and problem-solving.
#Li-Post
Job -
Engineering
Schedule -
Full time
Shift -
No shift premium (Singapore)
Travel -
25%
Relocation -
No
Equal Opportunity Employer (EEO) -
HP, Inc. provides equal employment opportunity to all employees and prospective employees, without regard to race, color, religion, sex, national origin, ancestry, citizenship, sexual orientation, age, disability, or status as a protected veteran, marital status, familial status, physical or mental disability, medical condition, pregnancy, genetic predisposition or carrier status, uniformed service status, political affiliation or any other characteristic protected by applicable national, federal, state, and local law(s).
Please be assured that you will not be subject to any adverse treatment if you choose to disclose the information requested. This information is provided voluntarily. The information obtained will be kept in strict confidence.
For more information, review HP’sEEO Policy or read about your rights as an applicant under the law here: “Know Your Rights: Workplace Discrimination is Illegal"
Check your resume against this job Free, no sign-up. Nothing you paste is stored.
Staying safe while you apply
- Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
- Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
- Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.
Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.
Preparing for this role with ROLIVA
- Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
- Prepare honestly.
Build interview stories and application drafts from your own evidence.
- Keep track.
Save the role and record your own application status and follow-ups.
Software engineer jobs in Singapore
ROLIVA currently lists 296 open roles like this in Singapore.
Employers hiring for this
- GlobalFoundries45 open roles
- Airwallex42 open roles
- Fuku25 open roles
- KLA20 open roles
- DBS Bank14 open roles
At a glance
- Employment typeFull time
- Employer posted
- Added to ROLIVA
- Last checked
Skills in this posting
Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.