NXP
ASIC Physical Verification Lead
India · Work style not stated · Full time
Apply on the employer’s site ↗See how well you match this job
You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.
About the role
Description from the employer’s posting. Check the employer’s page for the current version.
- EmployerNXP
- LocationIndia
- Work styleWork style not stated
- Employment typeFull time
- Employer posted
We are looking for an experienced ASIC Physical Verification Lead with around 10 years of experience to drive physical verification signoff activities for complex SoC and IP designs across multiple technology nodes.
Key Responsibilities
- Lead physical verification signoff for ASIC/SoC projects from block level to full-chip tapeout.
- Own and drive closure of DRC, LVS, ERC, Antenna, Density, and reliability verification checks.
- Debug complex physical verification issues and collaborate with Physical Design, Layout, Circuit Design, and Foundry teams for resolution.
- Develop and enhance verification methodologies, automation, and signoff flows.
- Mentor junior engineers and lead technical reviews.
Required Skills & Experience
- 8-12 years of hands-on experience in ASIC Physical Verification.
- Strong expertise in Calibre DRC/LVS/ERC/PERC and physical signoff methodologies.
- Experience across multiple technology nodes, including 28nm and 16/14/12nm FinFET technologies.
- Good understanding of semiconductor manufacturing rules, reliability checks, and tapeout requirements.
- Proficiency in Tcl, Python, Perl, or Shell scripting.
- Exposure to leading foundries such as TSMC, Samsung, or GlobalFoundries.
- Strong problem-solving, debugging, and leadership skills.
Show full description
Preferred
- Experience with full-chip hierarchical verification.
- Exposure to Analog/Mixed-Signal, Memory, or High-Speed Interface IPs.
- Prior experience leading small teams and driving successful tapeouts.
Role: ASIC Physical Verification Lead
Experience: 8-12 Years
Domain: Semiconductor / ASIC / SoC Design Signoff
Location: Pune
More information about NXP in India...
#LI-9415
Check your resume against this job Free, no sign-up. Nothing you paste is stored.
Staying safe while you apply
- Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
- Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
- Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.
Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.
Preparing for this role with ROLIVA
- Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
- Prepare honestly.
Build interview stories and application drafts from your own evidence.
- Keep track.
Save the role and record your own application status and follow-ups.
At a glance
- Employment typeFull time
- SeniorityLead / Principal
- Employer posted
- Added to ROLIVA
- Last checked
Skills in this posting
Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.