Cadence

Design Architect

India · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerCadence
  • LocationIndia
  • Work styleWork style not stated
  • Employment typeFull time
  • Employer posted

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence HSV groupisresponsible fordevelopment of the Palladium and Protiumemulation hardware and softwaresystem. This includesdevelopingdesign andverification components for complex protocols, to be used for emulation, for e.g.SystemVerilog/Verilog components and SW components written in C/C++ and SV-UVM. It also requires development of system level RTLmethodologies forstitchingtogetherlarge complex RTL designs in a scalable andreusablemanner usingand developing advanced tools including those that use AI and ML techniques.

A critical elementwith building these SoC modelsis performance,encompassingperformance of the AVIP, the underlying hardware-software design/integration, thecompiler and theprocessor-basedPalladium emulator hardware system.

Job Description:

Show full description

We are seeking a skilled HW and/orDesign EngineeringArchitecttoleadbuildingrepresentative SoCsub-systemsusing partner systems(ARM, others)and Cadence designand verificationcollateral.The main task isto build ARM CSS based systemsusing Cadence AVIPS andIP, portthese toPalladium/Protium hardware and softwareandensure functional correctness andmake recommendations forperformanceimprovements.Experience with SoC design, verification, ARM bus protocolsand performance analysis isrequired.Familiarity with or interest in developing new methodologies for SoC Integration and Verification Automation is a plus.

Skills needed:

15-18years of hands-on HWRTLdevelopmentand verificationexperience

Emulation experience on Palladium/Protium

Expertisein AMBA and CHI protocols

Knowledge with design/integrationof SoCsystems

Experience with performance analysis of complex hardware-software systems.

Familiarity with standard communication protocolsPCIe, CXLis a plus

Good communication skills, excellent inter-personal skills, motivated individual

Ability to analyze and propose solutions to complex problems.

We’re doing work that matters. Help us solve what others can’t.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • Employment typeFull time
  • Employer posted
  • Added to ROLIVA
  • Last checked

Explore similar roles

Similar jobs