Altera

Design Verification Engineer

India · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerAltera
  • LocationIndia
  • Work styleWork style not stated
  • Employment typeFull time
  • Employer posted

Job Details:

Job Description:

Altera is looking for a talented and driven Design Verification Engineer to Designs, develops, validates, and/or debugs software abstractions and frameworks for acceleration with FPGAs to support embedded, data center, and communication clients.

Key Responsibilities:

Collaborate with architects and design engineers to understand IP specifications and define comprehensive verification strategies and detailed test plans.

Develop robust, reusable, and constrained-random verification environments using SystemVerilog and UVM (Universal Verification Methodology).

Create and implement directed and random test cases and test sequences to exercise design functionality and uncover potential bugs.

Develop verification components, including drivers, monitors, scoreboards, and checkers.

Utilize SystemVerilog Assertions (SVA) and formal verification methods to enhance bug detection and verify complex properties.

Show full description

Execute simulation regressions, debug test failures, analyze root causes, and work with designers to implement corrective measures.

Define and track functional and code coverage metrics to ensure verification completeness and drive coverage closure.

Develop automation scripts and infrastructure using languages like Python or Perl to improve verification efficiency and flows.

Participate in technical reviews of specifications, design documents, and test plans, providing valuable input and feedback.

Qualifications:

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field .

2+ years of experience in ASIC or FPGA design verification.

Expertise in Hardware Description Languages (HDL) like Verilog or VHDL and Hardware Verification Languages (HVL) such as SystemVerilog.

Strong hands-on experience in developing UVM-based testbenches and verification components.

Proficiency in modern verification methodologies, including coverage-driven verification (CDV) and assertion-based verification (ABV).

Familiarity with industry-standard protocols such as AMBA (AXI, ACE, CHI, APB), PCIe, or Ethernet is a plus.

Experience with simulation and debug tools.

Strong scripting skills in Python, Perl, or Tcl for automation and data analysis.

Excellent analytical, problem-solving, and debugging skills.

Strong communication skills and the ability to work effectively in a collaborative, cross-functional team environment.

Job Type:

Regular

Shift:

Shift 1 (India)

Primary Location:

Regus, Madhapur

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • Employment typeFull time
  • Employer posted
  • Added to ROLIVA
  • Last checked

Skills in this posting

Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.

Python

Explore similar roles

Similar jobs