Silicon Labs

Design Verification Engineer II

Singapore · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerSilicon Labs
  • LocationSingapore
  • Work styleWork style not stated
  • Employment typeFull time
  • Employer posted

Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world’s most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications. Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets. Learn more atwww.silabs.com.

About the team

The IoT Digital Design team is a state-of-art IC design team focused on producing world class Wireless MCU SoCs. The architecture specification, design, verification, emulation, and implementation of the Wireless MCU SoCs is the responsibility of the IoT Digital team. These SoCs include an embedded CPU system with analog and digital peripherals, advanced security, advanced power management, and best in class radios to support a wide range of wireless IoT applications and standards. We strive to provide best in class technology solutions through innovation in custom RISC-V Cores and AI/ML components.

Show full description

Responsibilities

  • Develop and execute verification plans for SoC/IP blocks and mixed-signal designs.
  • Build and maintain SystemVerilog/UVM-based testbenches.
  • Create directed and constrained-random test cases.
  • Drive functional coverage closure, assertions, and regression analysis.
  • Debug RTL and verification failures across simulation/emulation environments.

Collaborate closely with:

  • RTL designers
  • architecture teams
  • firmware/software teams
  • validation engineers
  • Improve verification methodologies, automation, and CI flows.
  • Support pre-silicon and occasionally post-silicon debug activities.
  • Mentor junior engineers and contribute to verification strategy.

Qualifications/Skills you'll need:

  • BS/MS in Electrical or Computer Engineering
  • 5–10+ years of verification experience

Experience with:

  • Wireless SoCs
  • MCU subsystems
  • AMBA/AXI/APB protocols
  • embedded systems
  • low-power IoT silicon

Technical Knowledge and Skill Requirements

  • SystemVerilog
  • UVM/OVM
  • RTL and GLS simulation/debug
  • Functional coverage
  • Assertions (SVA)
  • Python/Perl/TCL scripting
  • SoC/IP verification
  • Low-power verification concepts
  • CDC/RDC verification
  • Mixed signal / AMS verification

Benefits & Perks:

Not only will you be joining a highly skilled and tight-knit team where every engineer makes a significant impact on the product; we also strive for good work/life balance and to make our environment welcoming and fun.

  • Medical and dental insurance coverage including spouse and child(ren)
  • Bi yearly health screening and flu vaccination
  • Office location is above Tai Seng MRT station

#LI-Hybrid

#LI-DK1

Silicon Labs is an equal opportunity employer and values the diversity of our employees. Employment decisions are made on the basis of qualifications and job-related criteria without regard to race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status, or any other characteristic protected by applicable law.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • Employment typeFull time
  • Employer posted
  • Added to ROLIVA
  • Last checked

Skills in this posting

Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.

Python

Explore similar roles

Similar jobs

Silicon Labs

IC Design Engineer

Singapore

Work style not statedFull time