NXP

Director - STA

United States · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerNXP
LocationUnited States
Work styleWork style not stated
Employment typeFull time
Employer posted25 Sep 2026

Business Line Description:

AI and Chip Engineering SoC Implementation team is seeking a passionate technologist who thrives in solving complex problems for the role of Static Timing Design Manager. As STA Manager, you will be managing a team of motivated engineers working on the AI, Edge and Automotive Processors in NXP. You will be working on fast paced, and leading-edge advanced node technologies building exciting and complex SoCs. You will be a major influence in the development, and support of the SoC implementation organization’s charter to build world-class MPUs.

Job Summary:

Timing Analysis activities for MPU SoCs.

Expertise in developing, implementing and verifying STA constraints
Expertise in efficient closure of Subsystem as well as SoC-level timing
In-depth knowledge of industry standards and practices in Timing closure, Physical Design, Floor-planning, and Place & Route
Knowledge of basic Architecture and Verilog to collaborate with RTL and IP design teams for timing fixes
Contribute to timing flow and methodology improvements
Collaborate with members of a global design team to complete large SoC (system-on-chip) projects.

Show full description

Cross functional collaboration:

Partner with Architecture and RTL teams to influence early design decisions
Ability to coordinate with all aspects of SOC design functions, including RTL, DV, DFT, EDA vendors, DTCO while setting technical direction for the team
Work with methodology teams to continuously improve flows and processes

Key Challenges:

Demonstrate strong expertise in all aspects of timing analysis for a wide variety of designs, from constraint generation and verification to full-chip timing closure across all modes and scenarios.

Deep understanding of advanced topics such as crosstalk, noise, OCV, timing margins. Familiarity with Clock specs, jitter, IR drop, spice analysis.

Experience working with multi-site teams for execution is a must

Job Qualifications:

BS or MS in Electrical or Computer Engineering
15+ years of experience in Physical Design for complex SoCs
Experience with at least 3 years of STA Lead roles
Excellent communication skills, both oral and written
Innovate and adapt to the rapid use of AI and agents in STA & PD domains

More information about NXP in the United States...

NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.

#LI-6692

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.