Ciena

DSP ASIC Verification Engineer - Optical Transmission Systems

Germany · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerCiena
  • LocationGermany
  • Work styleWork style not stated
  • Employment typeFull time
  • Employer posted

As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We’re a technology company that leads with our humanity—driving our business priorities alongside meaningful social, community, and societal impact.

Ciena’s WaveLogic family of products is a core component of optical transmission solutions, enabling high-performance telecommunications networks globally. This role contributes to the validation and quality of these products through rigorous digital verification. The position plays a critical role in ensuring reliable functionality across complex subsystems and architectural components.

How you will make an impact:

  • Design and execute verification activities for architectural functional blocks within the WaveLogic product family
  • Analyse architecture and functional requirement specifications and collaborate with systems engineers and architects
  • Develop and implement validation strategies using simulation, formal methods, and coverage techniques
  • Create and integrate verification environments including test benches, agents, scoreboards, and test scenarios using SystemVerilog UVM and/or C
  • Define and implement functional coverage models and contribute to verification planning
  • Perform coverage-driven verification, analyse regression results, and debug failures in collaboration with design engineers
  • Report verification progress, issues, and status updates on a regular basis.
Show full description

The must haves:

  • Education: Master’s degree in Electrical Engineering, Computer Engineering, Computer Science or other applicable scientific discipline
  • Experience: 3+ years of experience in digital design verification of complex circuits
  • Application of SV-UVM, SVA, and C++ in verification environments
  • Creation of verification plans based on functional and architectural specifications
  • Development of verification environments using SV-UVM and C++
  • Application of metric-driven verification methods including functional coverage
  • Utilization of EDA verification tools and flows from major vendors.
  • Candidates should have good English communication skills, solid problem-solving capabilities, and demonstrate a high level of motivation with the ability to work independently.

Nice to haves:

  • Experience: Experience with formal verification methods
  • Experience: Experience with coherent DSP architectures
  • Experience: Experience with standards and protocols such as OTN/FlexO/B100G and Ethernet (100GE+)
  • Experience: Experience using GIT for source code management and revision tracking
  • Experience: Experience using Jira for schedule planning, assignment tracking, and bug reporting
  • Application of programming languages such as Python, Make, Bash, C, and C++
  • Basic communication skills in German.

#LI-MP2

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • Employment typeFull time
  • Employer posted
  • Added to ROLIVA
  • Last checked

Skills in this posting

Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.

Python Jira

Explore similar roles

Similar jobs