Altera

FPGA Compiler (Placer) Engineer

Canada · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerAltera
  • LocationCanada
  • Work styleWork style not stated
  • Employment typeFull time
  • Employer posted

Job Details:

Job Description:

About Altera

At Altera™, our independence as the world’s largest pure‑play FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industry‑leading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely—empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.

Position Overview

Altera is a leader in FPGA innovation, delivering programmable solutions that power AI, cloud computing, networking, and edge applications. Our compiler and tools teams are central to enabling customers to efficiently map complex designs onto advanced FPGA architectures.

Show full description

Altera is seeking a FPGA Compiler Engineer (Placer) to join our Compiler team in Toronto, Ontario Canada. This role focuses on developing and optimizing FPGA placement algorithms within the compiler toolchain, directly impacting performance, power efficiency, and overall design quality.

The ideal candidate brings strong expertise in EDA algorithms, large-scale system optimization, and FPGA/ASIC physical design flows, along with a passion for solving complex, performance-critical problems.

Key Responsibilities:

Placement Algorithm Development:
Design, implement, and enhance FPGA placement algorithms to optimize timing, congestion, and resource utilization.

Compiler Flow Enhancement:
Contribute to the end-to-end FPGA compilation flow, working closely with routing, synthesis, and timing teams.

Performance Optimization:
Improve runtime performance, scalability, and quality of results (QoR) for large and complex customer designs.

Timing-Driven Placement:
Develop and refine timing-aware placement strategies to support high-frequency, performance-critical designs.

Cross-Functional Collaboration:
Partner with architecture, routing, and STA teams to align placement strategies with FPGA device capabilities and constraints.

Debug & Analysis:
Analyze placement quality, congestion hotspots, and timing bottlenecks; drive improvements to convergence and design closure.

Toolchain Integration:
Integrate new placement capabilities into the compiler infrastructure and validate across diverse workloads.

Why Join Altera?

Work on core compiler technology that directly impacts FPGA performance and usability

Solve challenging algorithmic problems at scale

Collaborate with world-class teams across architecture, silicon, and software

Our compensation is designed to reflect the Canadianlabourmarket. The actual salary offered may vary based on several factors, including theposition’slocation, as well as the candidate’s experience, skills, training, and job-specific knowledge. In addition to base salary, we offer performance-based incentive opportunities that reward both individual contributions and overall company success.​

Estimated Salary Range: $129.1– $187.0 CAD​

​

We use artificial intelligence to screen, assess, or select applicants for the position.​This posting is for an existing vacancy.​Canadian work experience is notrequiredfor this role.Applicants must be eligible for any required Canada export authorizations.

Qualifications:

Minimum Qualifications:

Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.

6+ years of experience in FPGA/ASIC CAD, EDA tools, or related fields.

Experiencein algorithms and data structures (optimization, graph theory, heuristics)

Experience with placement algorithms or physical design flows

Experience in C/C++ and software engineering best practices

Experience with placement techniques (analytical placement, simulated annealing, partitioning, clustering)

Experience with Timing-driven and congestion-driven optimization

Experience in ASIC or FPGA physical design methodologies

Experience in solving complex, large-scale optimization problems with high performance and scalability requirements.

Preferred Qualifications

Experience with FPGA toolchains (e.g., Quartus, Vivado)

Knowledge of FPGA architectures and interconnect fabrics

Familiarity with routing and timing closure techniques

Experience with parallel or distributed algorithms for EDA tools

Scripting experience (e.g., Python, Tcl) for tooling and automation

Job Type:

Regular

Shift:

Shift 1 (Canada)

Primary Location:

Toronto, Ontario, Canada

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • Employment typeFull time
  • Employer posted
  • Added to ROLIVA
  • Last checked

Skills in this posting

Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.

Python

Explore similar roles

Similar jobs