ZEISS

FPGA Developer (f/m/x)

Germany · Work style not stated · Full time

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

Design and implement FPGA-based digital logic using hardware description languages such as VHDL or Verilog

Develop and integrate FPGA modules, including custom IP cores, communication interfaces, and control logic

Analyse system requirements and translate them into efficient and maintainable FPGA realisations

Perform functional simulation, timing analysis, verification, and validation of FPGA designs

Debug and troubleshoot FPGA implementations using simulation and hardware debugging tools

Optimise FPGA designs for timing closure, resource utilisation, power consumption, and performance

Implement and verify high-speed interfaces and protocols such as PCIe, Ethernet, and memory interfaces

Collaborate with FPGA architects, hardware engineers, software developers, and system architects to ensure seamless system integration

Create and maintain technical documentation, including design specifications, interface descriptions, test plans, and verification reports

Show full description

Participate in design reviews and contribute to reusable FPGA platforms, coding standards, and development best practices

Actively share knowledge and support the continuous improvement of FPGA development methodologies, tools, and workflows

Successfully completed studies in electrical engineering, computer engineering, communications engineering, computer science, or a comparable field

Solid experience in FPGA development using VHDL and/or Verilog

Strong understanding of digital design principles, FPGA architectures, synchronous systems, and clock domain crossing concepts

Experience with FPGA development environments such as Xilinx Vivado, Intel Quartus, or similar toolchains

Knowledge of simulation and verification methodologies using tools such as ModelSim, QuestaSim, OSVVM, or UVM

Experience with timing analysis, timing closure, debugging, and performance optimisation of FPGA designs

Familiarity with high-speed communication interfaces and protocols such as PCIe, Ethernet, DDR, or comparable technologies

Understanding of system integration and collaboration within interdisciplinary hardware and software development teams

Strong analytical and problem-solving skills combined with a structured and quality-oriented working style

High level of initiative, ownership, and commitment to delivering reliable FPGA solutions

Excellent teamwork and communication skills

Proficiency in German and English, both written and spoken

Enthusiasm for developing innovative solutions in a high-tech environment

Your ZEISS Recruiting Team:

Andre Grunzel, Matthias Sonnentag

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.