Altera

FPGA IP Software Engineering Manager

Malaysia · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerAltera
LocationMalaysia
Work styleWork style not stated
Employment typeFull time
Employer posted1 Sep 2026

Job Details:

Job Description:

Architects FPGA IPs e.g. ORAN, eCPRI and CPRI soft IPs.
Works closely with Wireless System Solutions to develop IP architecture to be deployed in 5G and next generation Terrestrial and Non Terrestrials Networks.
Meets and leads technical discussions with key industrial customers and partners.
Directs and manages a team of FPGA IP software development engineers, validation engineers, and architects responsible for creating software for FPGA Software IP, including the design, development, troubleshooting, validation, and/or debugging of software programs for software enhancements and new products.
Selects, develops, evaluates, and coaches software teams to ensure efficient operation.
Responsible for enabling teams to execute through clear goal setting, facilitating work, maintaining accountability, applying differentiated performance management, and driving team results.
Drives results by inspiring people, role modeling Altera values, developing the capabilities of others, and ensuring a productive work environment.

Show full description

Qualifications:

Bachelor’s or master’s degree in Computer Science, Electrical/Computer Engineering, or a related field, with 7+ years of relevant experience.
Strong knowledge of O-RAN and eCPRI standards.
Hands-on experience with hardware design, highly optimized RTL development, IP-level simulation, and hardware validation.
Knowledge of wireless system architecture and 3GPP 4G/5G standards is a plus.
Proficiency with FPGA development and verification tools, including Quartus, Platform Designer, and Questa Sim or VCS.
Proven experience with timing closure, clock-domain crossing (CDC), reset architecture, and standard interfaces such as Avalon-ST and AXI.

Job Type:

Regular

Shift:

Shift 1 (Malaysia)

Primary Location:

Penang 15, Penang, Malaysia

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.