Cadence

Lead Analog Layout Design Engineer (SerDes)

Ireland · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerCadence
  • LocationIreland
  • Work styleWork style not stated
  • Employment typeFull time
  • Employer posted

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality.

Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Title: Lead Analog Layout Design Engineer (SERDES/UCie)

Location: Cork

Reports to: Sr Principal Engineer

Show full description

Job Overview:

The Lead Analog Layout Design Engineer will take a Technical Leadership role on the PMA custom layout design team as part of a SERDES Product Team at Cadence Ireland.

Job Responsibilities:

  • Design of High Speed SERDES for UCIe products at data rates up to 64 Gbps on leading edge technology nodes (e.g. 2nm FinFET CMOS)
  • Design quality layouts of analog/mixed-signal circuit blocks, working in collaboration with circuit designers
  • Responsibilities include all facets of the back-end flow, from initial floor planning through detailed layout and final verification of conformance to foundry design rules
  • Participate in technical leadership of the team in the areas of layout design from block level to PHY top level integration and sign off
  • Work with global teams (US, west coast and east coast), which work in different time-zones

Job Qualifications:

  • Candidate’s background should include a minimum of 7 years of experience in CMOS SERDES or high-speed I/O IC layout design and development
  • Proficient layout design experience in many of the following SERDES circuit blocks: Driver, Receiver, Serializer, Deserializer, Phase Interpolator, Low jitter PLL, High Speed Clock Distribution, Bias and Bandgap, Voltage Regulators
  • Implementing high speed and high accuracy cells, blocks and IP blocks in a timely fashion with high quality and efficiency
  • Working with custom layout designers from groups all over the world to build high quality IP and test chips
  • Working with circuit designers and project managers from groups all over the world to understand their technical and schedule needs
  • Excellent problem-solving skills, analog aptitude, good communication skills and ability to work cooperatively in a team environment
  • BEng, MEng or PhD

Additional Skills/Preferences:

  • Cadence tool experience and design experience at >10Gbps and in <16nm technologies
  • Collaborating with the Cadence R&D teams (Virtuoso, PVS developers) to help develop the layout editing and verification tools
  • Interest in bringing changes to the analog/custom layout design paradigm

Additional Information:

Cadence is committed to equal employment opportunity and employment equity throughout all levels of the organization. We strive to attract a qualified and diverse candidate pool and encourage diversity and inclusion in the workplace.

Travel: >10%

We’re doing work that matters. Help us solve what others can’t.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • Employment typeFull time
  • SeniorityLead / Principal
  • Employer posted
  • Added to ROLIVA
  • Last checked

Explore similar roles

Similar jobs