Cadence

Lead Customer Engagement Engineer- Liberate

China · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerCadence
LocationChina
Work styleWork style not stated
Employment typeFull time
Employer posted29 Apr 2026

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Role Overview

Responsible for enabling Foundry PDK teams and Foundry Design Service teams to deploy signoff‑quality standard cell, IO, and memory libraries using Cadence Liberate Characterization Suite. This role focuses on library modeling methodology, characterization techfile development, and design‑ready reference flow enablement aligned with foundry signoff requirements.

Key Responsibilities – Foundry PDK Team Support

Support foundry PDK teams in development, validation, and maintenance of Liberate characterization techfiles for standard cell, IO, and memory libraries.
Collaborate with foundry teams to define SPICE corner, PVT, and RC assumptions used for library signoff.
Enable generation of signoff‑quality Liberty models (NLDM / CCS / CCSP) aligned with foundry requirements.
Support characterization of timing, power, leakage, noise, and SI effects for advanced nodes.
Assist foundry PDK qualification and IP vendor enablement through library quality checks and debugging.
Work with foundry modeling and signoff teams to ensure consistency between library models and downstream STA, power, and reliability analysis.

Show full description

Key Responsibilities – Foundry Design Service Team Support

Develop and maintain design reference flows for standard cell, IO, and memory libraries used by foundry design service teams.
Support integration of Liberate libraries into design implementation and signoff flows.
Provide guidance on library usage, corner selection, and modeling trade‑offs for large‑scale SoC projects.
Support characterization model selection for pre‑layout, post‑layout, ECO, and signoff stages.
Assist design service teams in debugging timing, power, SI, and convergence issues related to library quality.
Enable reusable and standardized library handoff flows across multiple design service projects.

We’re doing work that matters. Help us solve what others can’t.

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.