Cadence
Lead Design Engineer
India · Work style not stated · Full time
Apply on the employer’s site ↗See how well you match this job
You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.
About the role
Description from the employer’s posting. Check the employer’s page for the current version.
- EmployerCadence
- LocationIndia
- Work styleWork style not stated
- Employment typeFull time
- Employer posted
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Job Responsibilities:
- The Candidate will have design responsibility, including floor planning, power grid design, place and route, clock tree synthesis, timing/SI closure, power / EM-IR signoff, physical verification (DRC/LVS/Antenna), and DFM Closure.
- Physical design implementation of state-of-the-art Cadence IPs using Cadence EDA tools - Genus, Innovus, Tempus, Voltus and other backend tools
- Physical design for PPA optimization of performance and power-oriented best-in-class interface IPs such as DDR, LPDDR, PCIE, UCIE, etc and test chips for advanced process nodes, such as 7nm/5nm/3nm/2nm
- An opportunity to work on many varieties of challenging designs, i.e., low power, high-speed and area optimized designs.
- Work closely with RTL design team & Analog Team to ensure on-time, successful tapeouts.
Show full description
Required skills –
- B.Tech/BE/ME/Mtech with 4-6 years hands-on experience in physical design and physical verification.
- Experienced with ASIC design flow, hierarchical physical design strategies, methodologies and understand deep sub-micron technology issues.
- Solid knowledge on physical design, static timing analysis, Low Power Design, EM/IR /crosstalk analysis, formal verification, physical verification, DFM, DFT.
- Successful track records of taping out complex IP’s & SoC’s at 16/10/7/5/3 nm with different foundries.
- Power user of Cadence implementation tools, such as Genus, Innovus, Quantus, Tempus, PVS, Voltus will be an added advantage
- Automation and programming-minded, coding experience in Makefile/Tcl/Tk/Perl/python assisted with AI.
- Should have excellent communication, analytical and problem-solving skills, should be self-motivated and good team player
We’re doing work that matters. Help us solve what others can’t.
Check your resume against this job Free, no sign-up. Nothing you paste is stored.
Staying safe while you apply
- Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
- Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
- Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.
Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.
Preparing for this role with ROLIVA
- Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
- Prepare honestly.
Build interview stories and application drafts from your own evidence.
- Keep track.
Save the role and record your own application status and follow-ups.
Software engineer jobs in India
ROLIVA currently lists 3353 open roles like this in India.
Employers hiring for this
- Cadence128 open roles
- Nagarro116 open roles
- Hewlett Packard Enterprise70 open roles
- Okta63 open roles
- NXP60 open roles
At a glance
- Employment typeFull time
- SeniorityLead / Principal
- Employer posted
- Added to ROLIVA
- Last checked
Skills in this posting
Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.