Cadence

Lead Design Engineer

India · Work style not stated · Full time

Posted over 6 months ago: check it’s still open

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description:

To develop & integrate foundry rule decks & technology files to support PDKs by using foundry provided process design kits as a starting point.
PDK QA, verification and release methodology for decks and specialized setups including track patterns to aid in layout.
Responsible for physical verification methodology, including installation, development, qualification, automation, and support –

To develop scripts to automate LVS, DRC, RM,IR and Parasitic Extraction flows.
And to support layout teams in verification flow issues.

Show full description

General tool usage support – real-time support of all tools, creating bug workarounds and filing CCRs with R&D
Responsible for rule deck development - to implement process design rules into physical verification rules decks and QC for the rule decks.
Responsible for interfacing with the design teams and foundry team to develop and verify our PDKs.
Develop, own and maintain an automation frame work for efficiency improvement perspective for the design environment.

Position Requirements:

Bachelor’s Degree in Electrical/Electronic Engineering or equivalent .
4-7 years of Work experience in PDK development and CAD enablement.
Expertise in Cadence Python, SKILL, Perl programming languages.
Knowledge of deep sub-micron CMOS processes, device physics and layout design.
Experience with Cadence custom IC Virtuoso platform to create layout test structures, to validate verification rules and to troubleshoot errors.
Experience in developing PDK device library components and definitions including SKILL parameterized cells (Pcell), symbols, CDF, callbacks, simulation/netlisting.
Experience with physical verification tools for DRC, LVS and parasitic extraction, Cadence PVS, Assura is a plus.
Working knowledge of revision control software (Git, sos, Subversion, Synchronicity, etc)
Understanding on Pcell creation and enhancements to pcell parameters, device call backs etc is a plus
Excellent technical problem solving skills.
Excellent communication and presentation skills.

We’re doing work that matters. Help us solve what others can’t.

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.