NXP

Lead PERC Rule Deck Development Engineer

India · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerNXP
LocationIndia
Work styleWork style not stated
Employment typeFull time
Employer posted11 Aug 2026

Summary

The Lead PERC Rule Developer will drive PERC methodology, rule development, and flow enablement for ESD, latch-up, power-domain, connectivity, and reliability-related verification. The role requires strong hands-on expertise in Calibre LVS/PERC, CMOS and FinFET fundamentals, analog/mixed-signal design flows, and close collaboration with cross-functional design, CAD, technology, and verification teams across multiple sites and time zones.

Job Qualification

BTech/BE/ME/MTech in Electronics & Communication, Electrical Engineering, Microelectronics, VLSI, or a related discipline with at least 10 years of relevant industry experience.

Strong hands-on expertise in PERC (Programmable Electrical Rule Check) rule development, debugging, validation, and deployment in production design environments.

Good understanding of ESD fundamentals, including HBM, CDM, and system-level ESD models, along with modern ESD protection techniques and verification methodologies.

Show full description

Proficiency in scripting and programming languages such as TCL, Perl, Python, SKILL, and TVF/SVRF for rule automation, flow development, debug utilities, and regression infrastructure.

Good understanding of analog and analog mixed-signal design flows, including schematic, layout, extraction, simulation, and signoff dependencies.

Solid understanding of CMOS fundamentals, including advanced-node and FinFET technologies, device behavior, layout effects, and reliability considerations.

Experience with EDA tools such as Cadence Virtuoso, Siemens Calibre PERC/LVS. Knowledge of Cadence Quantus or equivalent extraction and verification platforms is a plus.

Experience in leading physical verification flows across IP, block, subsystem, and SoC levels throughout different stages of the design cycle.

Familiarity with AMS verification and transistor-level RC extraction is an advantage.

Experience working with cross-functional design, CAD, technology, foundry/interface, and product teams across different time zones.

Strong interpersonal skills, clear communication style, ownership mindset, and ability to work effectively as a team player and technical lead.

Job Responsibilities

As the Lead PERC Rule Developer for the NXP Design Enablement Department, you will own and drive PERC rule development and methodology enablement for complex design verification use cases. Key responsibilities include:

Lead development, enhancement, validation, and release of Calibre PERC rule decks for ESD, latch-up, power-domain, connectivity, and reliability verification requirements.

Translate technology, product, and design signoff requirements into scalable, maintainable PERC checks and reusable verification methodologies.

Drive PERC flow enablement across IP, block, subsystem, and SoC design stages, ensuring consistent integration with LVS, extraction, and overall physical verification signoff flows.

Debug complex PERC/LVS issues in collaboration with design, layout, CAD, and technology teams; provide clear root-cause analysis and actionable closure recommendations.

Develop automation scripts, regression suites, quality checks, and reporting utilities to improve rule development efficiency, release quality, and traceability.

Partner with analog, AMS, CAD, product, and technology stakeholders to define verification requirements, acceptance criteria, and deployment plans for new or enhanced checks.

Establish best practices for rule coding, validation, test-case creation, documentation, version control, and release readiness.

Support design teams during key milestones such as IP readiness, MPW/FDIP development, tapeout preparation, and customer signoff readiness.

Monitor rule deck quality, resolve priority issues, and provide timely status reporting to stakeholders and management.

Mentor junior engineers and help build PERC, ESD, and physical verification competency within the team.

Preferred / Additional Experience

Exposure to AMS verification, reliability verification, or custom analog signoff flows.

Hands-on experience with transistor-level extraction, post-layout verification, or RC-aware debug.

Experience defining methodology roadmaps, reusable verification platforms, or productivity automation for large design organizations.

More information about NXP in India...

#LI-2734

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.