Cadence

Lead Product Engineer: SoC Verification

Brazil · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerCadence
LocationBrazil
Work styleWork style not stated
Employment typeFull time
Employer posted23 Jul 2026

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence Design Systems Inc. is looking for a motivated Lead Product Engineer: SoC Verification to work with us in Belo Horizonte, Brazil for PerspecTeam. Perspecis Cadence’s Portable Stimulus solution used by leading semiconductor companies to solve complex SoC and system-level verification challenges.

This role sits at the intersection of verification methodology, system architecture, and EDA product engineering. You will work directly with advanced verification teams at major semiconductor companies to deploy Portable Stimulus (PSS) in real production environments and help drive the evolution of Perspec.

The work spans formal languages, simulation, emulation, virtual platforms, firmware-driven verification, and post-silicon reuse, and increasingly involves AI-assisted verification workflows.

Show full description

Portable Stimulus is changing how system-level verification is done.

In this role you will work on real verification problems at scale, interacting with some of the most advanced verification teams in the industry and helping shape how hardware/software co-verification is done across simulation, emulation, and silicon. If you enjoy deep technical problem solving, modeling complex systems, and working close to both customers and EDA tool development, this is a unique role.

Cadence has been nominated as a Great Place to Work globally and in Brazil, and is also a Fortune 100 Best Companies to Work For.

Job Description:

Work directly with semiconductor design and verification teams to deploy Portable Stimulus methodologies in complex SoC programs.

Help debug difficult generation and solver issues involving constraints, resources, execution ordering, and scenario realization.

Investigate real-world modeling challenges that arise in large system-level PSS environments.

Collaborate closely with Cadence R&D to diagnose tool issues, influence new features, and improve PSS standard

Help define and refine methodologies for scalable system-level verification.

Develop reference models, internal knowledge, and best practices used by both customers and Cadence field teams.

Support advanced system-level verification use cases including:

software-driven verification

device programming flows

reuse between simulation, emulation, and post-silicon

integration with virtual platforms and firmware environments

Contribute to emerging AI-assisted verification flows built around PSS models.

Requirements:

Complete Bachelor's degree in Computer Science or related areas.

Experience in SoC verification, validation, or verification methodology

Strong hands-on experience with SystemVerilog and UVM or embedded / bare metal environments

Solid understanding of constrained-random verification and system-level test generation

Experience debugging complex verification environments

Strong programming or scripting skills (C/C++/Python or similar)

Ability to work directly with engineering teams to solve difficult technical problems

Nice to Have:

Exposure to Portable Stimulus (PSS) or interest in learning it

Experience with Perspec or other PSS tools

Experience working with complex SoC subsystems and protocols such as PCIe, DDR, networking, or ARM-based SoCs

Experience with embedded software programming and bare-metal environments

Familiarity with emulation, virtual platforms, or post-silicon validation

Experience developing verification methodology or reusable verification libraries

Additional Job Details:

Employment category: CLT.

Employment term: 40 hours/week.

Competitive benefits.

Location: Av Contorno 5800, Belo Horizonte, Minas Gerais, Brazil.

Cadence is the only company that provides the expertise and tools, IP, and hardware required for the entire electronics design chain, from chip design to chip packaging to boards and to systems. We enable electronic systems and semiconductor companies to create innovative products that transform the way people live, work, and play. Our products are used in mobile, consumer, cloud datacenter, automotive, aerospace, IoT, industrial and other market segments.

For more information, access http://www.cadence.com

We’re doing work that matters. Help us solve what others can’t.

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.