Ciena

Mixed Signal IP Integration Engineer – New Grad

Canada · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerCiena
LocationCanada
Work styleWork style not stated
Employment typeFull time
Employer posted21 Sep 2026

As the global leader in high-speed connectivity, Ciena builds the critical infrastructure powering the AI era. We’re a technology company shaping the future of networking, guided by innovation, integrity, and collaboration. Through development opportunities, meaningful work, and flexibility, Ciena supports growth and well-being—on and off the job. Connect with a career that matters.

Join a team focused on the design and integration of custom mixed-signal macros within an ASIC flow for next-generation high-baud-rate optical modems. Work involves advanced nanoscale CMOS technologies that enable high-performance optical and electrical interfaces. The role provides opportunities to contribute to mixed-signal circuit design and IP integration activities in a collaborative engineering environment.

How you will make an impact:

Utilize knowledge of electronics, mathematics, VLSI design, and computer-aided design tools to solve engineering design challenges.
Generate representations of mixed-signal blocks for the digital design team, including Verilog, Library Exchange Format, Liberty timing files, documentation, preliminary and final layout files, and SPICE netlists for chip-level LVS as part of IP integration activities.
Develop understanding of the design and place-and-route of macro-level standard cell interfaces to facilitate analog-digital timing handoff and static timing analysis.
Contribute to digital integrated circuit design using standard cell libraries and develop design-for-test solutions and models aligned with ASIC test methodologies.

Show full description

The must haves:

Education: Completed a bachelor’s or master’s degree in electrical or computing engineering.
Experience: Previous internship, co-op, or applied project experience relevant to the role.
Analog design principles and experience with schematic capture, layout, extraction, pre- and post-layout analog simulation, design rule checking, and layout versus schematic verification.
Fully conversant with the custom IC tools from Cadence Design Systems.
A solid understanding of digital design, including Verilog/RTL, place-and-route, and static timing analysis.
Prior experience with Cadence Innovus or Synopsys Integrated Circuit Compiler II.

Nice to haves:

Scripting in Python and Cadence Skill language
Excellent oral and written communication skills
Confident working in both Windows and Linux environments

Pay range:

The salary range for this role is 75,100.00 - 119,900.00

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.