NXP

Physical Design Engineer

India · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerNXP
LocationIndia
Work styleWork style not stated
Employment typeFull time
Employer posted14 Jul 2026

Job Summary

NXP Semiconductors is seeking a Physical Design Engineer (G2) with strong fundamentals in physical design implementation to join our growing VLSI team. In this role, you will contribute to the implementation and signoff of complex SoC/IP blocks in advanced technology nodes, ensuring high-quality delivery aligned with NXP’s stringent PPA (Power, Performance, Area) and reliability standards.

Key Responsibilities

Execute block-level physical design from synthesized netlist to GDSII:

Floorplanning and power grid design
Placement and optimization
Clock Tree Synthesis (CTS)
Routing and post-route optimization

Drive timing convergence across MCMM scenarios in collaboration with STA teams
Ensure design closure including:

Setup/hold timing closure
DRC/LVS clean signoff
IR drop and electromigration (EM) compliance

Show full description

Debug and resolve:

Congestion issues
SI/crosstalk problems
Functional and physical ECOs

Collaborate cross-functionally with:

RTL/design teams to improve QoR
DFT teams for test readiness
Packaging and full-chip integration teams

Contribute to methodology improvements and automation through scripting
Follow and enforce NXP design methodologies, quality and reliability standards

Required Qualifications

Bachelor’s/Master’s degree in Electronics / Electrical Engineering / Microelectronics
3–5 years of experience in ASIC Physical Design
Strong understanding of:

Physical design flow (FP → P&R → Signoff)
Static Timing Analysis fundamentals
CMOS digital design basics

Hands-on experience with industry EDA tools:

Cadence (Innovus/Genus) or Synopsys (ICC2/Fusion Compiler, PrimeTime)

Good scripting skills in Tcl, Python, or Shell
Experience in advanced nodes (16nm and below)

Knowledge of:

Low-power design flows (UPF/CPF)
Multi-voltage / multi-domain designs

Familiarity with physical verification tools (Calibre)

More information about NXP in India...

#LI-7013

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.