NXP

Principal Analog Design Lead - MCU

India · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerNXP
  • LocationIndia
  • Work styleWork style not stated
  • Employment typeFull time
  • Employer posted

Role Summary:

·Define SoC analog architecture and IP requirements starting from system level specifications.

·Drive circuit architectures definition and best-in-class design implementation capable of meeting R&D targets in terms of innovation, performance and reliability.

·Create and ensure robust and high-quality IP from requirements.

·Project leading and manager of the analog team assigned to the project.

·Ownership for the implementation, simulation, layout, and validation of mixed signal IP for microcontrollers (MCUs). This IP could be data converters (ADC, DAC), clock generators (crystal oscillators, free running oscillators, PLL) or any other miscellaneous analog or mixed signal IP that adds value to NXP MCUs products, in line with R&D design methodology.

·Local or remote co-working with the other project leader during SOC design execution.

Show full description

·Provide technical documentation required for design reviews, SOC integration, industrialization and reliability.

Your Responsibility:

·Define SOC analog architecture and IP-level specifications related to microcontroller products (MCU) new design with the target of quality and industrialization.

·Verify expected performances are met using simulation (behavioral, transistor level or combinations) and they are matching silicon performances.

·Drive analog team during new SOC development and alignment with R&D global design methodology.

·Co-operation with SOC teams on quality integration of the analog IP/modules within new SOC products.

Role Summary:

·Define SoC analog architecture and IP requirements starting from system level specifications.

·Drive circuit architectures definition and best-in-class design implementation capable of meeting R&D targets in terms of innovation, performance and reliability.

·Create and ensure robust and high-quality IP from requirements.

·Project leading and manager of the analog team assigned to the project.

·Ownership for the implementation, simulation, layout, and validation of mixed signal IP for microcontrollers (MCUs). This IP could be data converters (ADC, DAC), clock generators (crystal oscillators, free running oscillators, PLL) or any other miscellaneous analog or mixed signal IP that adds value to NXP MCUs products, in line with R&D design methodology.

·Local or remote co-working with the other project leader during SOC design execution.

·Provide technical documentation required for design reviews, SOC integration, industrialization and reliability.

Your Responsibility:

·Define SOC analog architecture and IP-level specifications related to microcontroller products (MCU) new design with the target of quality and industrialization.

·Verify expected performances are met using simulation (behavioral, transistor level or combinations) and they are matching silicon performances.

·Drive analog team during new SOC development and alignment with R&D global design methodology.

·Co-operation with SOC teams on quality integration of the analog IP/modules within new SOC products.

·Provide documentation of the design, design reviews, and integration requirements of IP and sub-systems.

·Guarantee post tape-out support – characterization, production test, life testing, debug.

Your Profile:

·Bachelor's degree in electronic/electrical engineering required, Master’s degree is preferred.

·10+ years of product development with IC-design Company experience.

·Experience with one or more of these IP areas: ADC, DAC, PLL, oscillators, Voltage and current references, LDO, DC-DC, PGA, amplifiers, filters, etc...

·Experience creating and using behavioral models is a plus (AMS, DMS, Matlab, System-C or equivalent).

·Strong communication and teamwork skills are required.

·Mentoring and development of junior engineers.

More information about NXP in India...

#LI-7013

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • Employment typeFull time
  • SeniorityLead / Principal
  • Employer posted
  • Added to ROLIVA
  • Last checked

Explore similar roles

Similar jobs

NXP

Process Engineer

Thailand

Work style not statedFull time

NXP

Technician Area 3

Netherlands

Work style not statedPart time

NXP

Process Technician

United States

Work style not statedFull time