Cadence

Principal Design Engineer

India · Work style not stated · Full time

Posted over 6 months ago: check it’s still open

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.

7+ years of Design Verification experience with SV/UVM

Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.

Design Verification experience verifying complex designs and leading projects from concept to verification closure.

Strong hands-on UVM and System Verilog coding experience and functional verification environment development is required.

Prior experience in IP verification of memory IP (DDR/HBM/GDDR) would be an added advantage.

We’re doing work that matters. Help us solve what others can’t.

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.