Cadence
Principal Design Engineer
United States · Work style not stated · Full time
Apply on the employer’s site ↗See how well you match this job
You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.
About the role
Description from the employer’s posting. Check the employer’s page for the current version.
- EmployerCadence
- LocationUnited States
- Work styleWork style not stated
- Employment typeFull time
- Employer posted
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Required Qualifications
- B.E./B.Tech or M.Tech/M.S. in Electronics, VLSI, or related field
- 8–10 years of hands-on DV experience in semiconductor/ASIC/SoC companies
- Deep expertise in SystemVerilog and UVM (Universal Verification Methodology)
- Strong understanding of digital design fundamentals — RTL, timing, clocking, resets
- Experience with industry-standard simulators: Xcelium, VCS, Questa
- Proficiency in coverage-driven verification — functional, code, and toggle coverage
- Hands-on experience with formal verification tools and flows
- Experience with bus protocols such as AXI, AHB, APB, PCIe, DDR, or similar
- Strong debug skills — waveform analysis (Verisium, SimVision)
- Familiarity with low-power verification (UPF/CPF) and gls/power-aware gls simulation
Show full description
Core Responsibilities
- Strategy and Architecture
Verification Planning: Define the overall verification strategy, including the choice of methodology (typically UVM/SystemVerilog), tools, and infrastructure.
Testbench Architecture: Design scalable, reusable, and robust verification environments. This includes developing Bus Functional Models (BFMs), monitors, scoreboards, and checkers.
Feature Extraction: Analyze architectural specifications to identify critical features and corner cases that require rigorous testing.
- Execution and Technical Leadership
Customer Interaction: Technically lead DV execution of small to mid-sized customer ASIC projects. Handle customer interactions. Convert high level customer requirements into DV execution plan.
Development: Write complex test cases and sequences to achieve high functional coverage.
Debug: Lead the root-cause analysis of complex design bugs, collaborating closely with design engineers to implement fixes.
Constraint Random Testing: Implement constrained-random stimulus generation to explore the design space beyond directed tests.
Formal Verification: Utilize formal tools to prove specific properties or find deep-seated bugs that simulation might miss.
- Metric Management
Coverage Analysis: Monitor and analyze functional and code coverage metrics.
Gate-Level Simulation (GLS): Oversee simulations on the synthesized netlist to verify timing and reset behavior.
Sign-off: Define the "definition of done" and provide final technical approval for the verification phase.
- Soft Skills and Leadership
Mentorship: Guiding junior engineers on coding standards and debugging techniques.
Cross-functional Collaboration: Acting as the primary technical point of contact between the design, architecture, and emulation teams.
Project Management: Managing timelines, identifying risks in the verification schedule, and prioritizing tasks to meet project deadlines.
We’re doing work that matters. Help us solve what others can’t.
Check your resume against this job Free, no sign-up. Nothing you paste is stored.
Staying safe while you apply
- Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
- Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
- Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.
Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.
Preparing for this role with ROLIVA
- Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
- Prepare honestly.
Build interview stories and application drafts from your own evidence.
- Keep track.
Save the role and record your own application status and follow-ups.
Software engineer jobs in Austin
ROLIVA currently lists 133 open roles like this in Austin.
Employers hiring for this
- General Motors26 open roles
- Cadence13 open roles
- Tenstorrent10 open roles
- Trendmicro8 open roles
- 2K7 open roles
At a glance
- Employment typeFull time
- SeniorityLead / Principal
- Employer posted
- Added to ROLIVA
- Last checked