Cadence

Principal Design Engineer

India · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerCadence
LocationIndia
Work styleWork style not stated
Employment typeFull time
Employer posted4 Sep 2026

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Opening: Analog Circuit Design

Roles: Principal Engineer

Experience: 10–17+ Years
Location: Hyderabad (Preferred) / Noida / Pune
Education: BE / B.Tech / ME / M.Tech / MS

Join a team building next-generation UCIe, D2D, PCIe, DDR/LPDDR, HBM, GDDR, and SerDes IPs on advanced technology nodes.

Key Responsibilities

Architect, design, and deliver high-speed Analog/Mixed-Signal IPs and subsystems.
Drive design closure for TX/RX, PLL, DLL, CDR, Clocking, Datapath, I/O, and interface circuits.
Lead complex IP programs involving cross-functional teams including Analog Design, Layout, AMS Verification, Digital, and Physical Design.
Mentor engineers and drive technical excellence, innovation, and execution.
For management roles, lead project execution, staffing, risk management, and customer engagements.

Show full description

Required Skills

Strong expertise in high-speed interface design:

UCIe / Die-to-Die (D2D)
PCIe Gen3/4/5/6
DDRx / LPDDRx / GDDRx / HBM
High-speed SerDes architectures

Strong Analog Design and I/O fundamentals.
Knowledge of SI/PI, ESD, Reliability, Jitter, Timing, and PPA optimization.
Experience delivering complex IPs from architecture to silicon.
Excellent communication, leadership, and problem-solving skills.

Preferred Qualifications

Experience with advanced technology nodes (16nm, 12nm, 10nm, 7nm, 5nm, 3nm).
Experience in IP architecture, technology migration, and design reuse methodologies.
Proven track record of leading large technical teams and delivering high-performance connectivity or memory interface solutions.

Ideal candidates bring deep technical expertise, strong execution skills, and the ability to lead the development of industry-leading high-speed interface IPs for AI, HPC, Networking, and Data Center applications.

We’re doing work that matters. Help us solve what others can’t.

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.