NXP
Principal Design Verification Engineer
India · Work style not stated · Full time
Apply on the employer’s site ↗See how well you match this job
You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.
About the role
Description from the employer’s posting. Check the employer’s page for the current version.
- EmployerNXP
- LocationIndia
- Work styleWork style not stated
- Employment typeFull time
- Employer posted
The candidate will work as a design verification engineer for wireless communication ASICs development in Pune, India. You will be in the center of the organization impacting and influencing many cross-functional teams.
Roles and responsibilities:
- Maintain and develop SystemVerilog/UVM methodology test bench within digital IP blocks, including circuit calibration, DSP, CPU subsystems.
- Create constrained random stimulus, write checkers and assertions. Analyze simulation results and debug/root cause issues.
- Verify power intent through use of methodologies like UPF.
- Develop scripts needed to improve efficiency of tasks.
- Work closely with digital IP design team to develop comprehensive test strategies to validate use cases.
- Use agentic AI tools to reduce turnaround time, improve design quality, and enable intelligent automation across the silicon development lifecycle.
Show full description
Minimum requirements:
BSEE or equivalent required, MSEE is a plus, with 5+ years of Hardware Engineering experience in following areas:
- Strong working knowledge of SystemVerilog for test bench development.
- UVM working experience to develop scalable and portable test-benches.
- Deep knowledge of one of the scripting languages: Python, Perl, Tcl.
- Proven experience with verification methodologies and EDA tools such as digital simulators, waveform viewers, build/run automation, gate level simulations.
- Good communication skills, can-do attitude. Acts independently for problem solving.
Strongly desired:
- Working knowledge of C/C++ is a plus.
- Experience with advanced verification techniques such as formal and assertions is a plus.
- In-depth knowledge of digital logic design, micro-processor, debug feature, and DFT architecture and microarchitecture.
- Good Understanding of CPU architectures and CPU micro-architectures.
- Experience with communication chips is a plus plus.
More information about NXP in India...
#LI-2734
Check your resume against this job Free, no sign-up. Nothing you paste is stored.
Staying safe while you apply
- Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
- Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
- Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.
Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.
Preparing for this role with ROLIVA
- Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
- Prepare honestly.
Build interview stories and application drafts from your own evidence.
- Keep track.
Save the role and record your own application status and follow-ups.
At a glance
- Employment typeFull time
- SeniorityLead / Principal
- Employer posted
- Added to ROLIVA
- Last checked
Skills in this posting
Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.