Astera Labs

Principal Digital Design Engineer

Taipei, Taiwan · Work style not stated

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerAstera Labs
  • LocationTaipei, Taiwan
  • Work styleWork style not stated
  • Employer posted

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Principal Digital Design Engineer:

Overview

Join our team as Principal Digital Design Engineer to architect and implement next-generation digital designs for high-performance connectivity solutions. You'll own complex blocks from micro-architecture through silicon bring-up, driving RTL implementation and collaborating with verification, PD and DFT teams to deliver high-performance products in a fast-paced, collaborative environment.

Show full description

Key Responsibilities

  • Develop and implement complex digital blocks and subsystems by defining micro-architecture and driving digital design.
  • Collaborate with verification teams to develop test plans, achieve coverage closure, and debug complex issues.
  • Lead efforts to achieve timing closure and implement Design-for-Test (DFT) features for optimal design performance.
  • Work closely with post-silicon teams to facilitate silicon bring-up and debug.
  • Mentor junior engineers to develop their technical skills and expertise.
  • Actively contribute to the development and improvement of silicon development processes.
  • Drive designs to production, ensuring accountability for quality, schedule, and overall design success.

Required Qualifications:

Education & Experience:

  • Bachelor’s degree in electrical engineering or equivalent.
  • 8+ years of hands-on experience developing complex SoC/silicon products in Server, Storage, and/or Networking markets

Digital Design Expertise:

  • Architecture definition and micro-architecture development
  • RTL coding, functional simulation, and synthesis
  • Timing closure and gate-level simulation (GLS)
  • Design for test (DFT) implementation
  • Production experience with advanced CMOS nodes (≤7nm)

Protocols & Integration:

  • Deep expertise in at least one high-speed protocol—PCIe, Ethernet, InfiniBand, DDR, or similar
  • Third-party IP integration and verification.
  • Block-level design ownership from architecture through GDS

Tools & Methodologies:

  • Proficiency with Cadence and/or Synopsys digital design flows
  • Familiarity with UVM-based verification methodologies.
  • Silicon bring-up, debug, and failure analysis expertise

Professional Attributes:

  • Strong work ethic with the ability to balance multiple priorities in a dynamic environment
  • Excellent communication and collaboration skills; comfortable working cross-functionally with global teams
  • Self-directed learner who thrives with minimal supervision and adapts quickly to changing requirements
  • Customer-focused mindset with ability to translate business needs into technical excellence

Preferred Qualifications

  • Track record of delivering multiple high-performance designs to production in data-center environments
  • Hands-on collaboration with embedded firmware teams; deep understanding of firmware development challenges and constraints
  • Familiarity with standard embedded processor subsystems (RISC-V, Arm, etc.)
  • Proven contributions to design methodology, CAD automation, or design infrastructure to improve productivity or design quality

The base salary will be determined based on your location, experience, and the pay of employees in similar positions.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

Software engineer jobs in Taiwan

ROLIVA currently lists 151 open roles like this in Taiwan.

Employers hiring for this

  • Trendmicro43 open roles
  • Cadence24 open roles
  • SiFive9 open roles
  • Airproducts6 open roles
  • KLA6 open roles

Top skills asked for

Listings whose description mentions each term. A mention is not a requirement.

At a glance

  • SeniorityLead / Principal
  • Employer posted
  • Added to ROLIVA
  • Last checked

Explore similar roles

Similar jobs

Carousell Group

Senior Backend Developer

Kuala Lumpur, Federal Territory of Kuala Lumpur, Malaysia

HybridFull-time