NXP

Principal Digital Design Engineer

India · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerNXP
LocationIndia
Work styleWork style not stated
Employment typeFull time
Employer posted21 Aug 2026

An experienced Digital Design Engineer is responsible for designing, developing, and optimizing digital logic circuits and systems for semiconductor, FPGA, or ASIC-based products. The role involves working across the full design cycle—from specification and RTL design to verification, synthesis, and silicon validation.

Key Responsibilities

Design and develop RTL (Register Transfer Level) code using Verilog/SystemVerilog/VHDL
Architect and implement complex digital blocks and subsystems
Perform functional verification using simulation tools and methodologies (UVM/OVM)
Develop and execute testbenches and validation plans
Perform logic synthesis, timing analysis, and area optimization
Debug and troubleshoot design issues at RTL, gate, and silicon levels
Collaborate with verification, physical design, and firmware teams
Ensure designs meet power, performance, and area (PPA) targets
Participate in design reviews, code reviews, and technical discussions
Work with EDA tools for design implementation and validation
Support post-silicon validation and bring-up activities

Show full description

Required Skills & Expertise

Technical Skills

Strong proficiency in:

Verilog / SystemVerilog / VHDL

Experience with:

RTL design and simulation tools (ModelSim, VCS, Xcelium)
Synthesis tools (Design Compiler, Genus)
Static Timing Analysis (PrimeTime)

Understanding of:

Digital logic design concepts
FSMs, pipelining, clock domain crossing (CDC)
Low-power design techniques

Knowledge of:

FPGA/ASIC design flow
Bus protocols (AXI, AHB, APB)

Experience in debugging using:

Waveform tools (Verdi, SimVision)

Preferred Skills

Experience with UVM-based verification methodology
Familiarity with DFT (Design for Testability) concepts
Exposure to scripting languages like Python, Perl, or TCL
Knowledge of hardware-software co-design
Experience in high-speed interfaces or SoC design

Experience Requirements

Typically 10+ years of experience in digital design or ASIC/FPGA development
Proven track record of successful tape-outs or product deliveries

Education

Bachelor’s or Master’s degree in:

Electronics Engineering
Electrical Engineering
VLSI Design
Computer Engineering

Soft Skills

Strong problem-solving and debugging abilities
Excellent communication and teamwork skills
Ability to work in fast-paced, deadline-driven environments
Attention to detail and quality-focused mindset

More information about NXP in India...

#LI-29f4

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.