Astera Labs

Principal Physical Design Engineer -EMIR & Power Integrity

San Jose, California, United States · Work style not stated

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerAstera Labs
LocationSan Jose, California, United States
Work styleWork style not stated
Employer posted2 months ago

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

Astera Labs is scaling the connectivity fabric behind the world's largest AI clusters, and reliable power delivery is non-negotiable in the SoCs we ship. As a Principal Physical Design Engineer, you will own IR drop and electromigration (EMIR) analysis and closure across Astera Labs' connectivity ASIC portfolio, driving power integrity from early floorplan through tapeout.

Show full description

You will partner closely with power grid, floorplan, package, and implementation teams to ensure stable power delivery, meet foundry sign-off criteria, and prevent long-term reliability issues in production silicon. This role is fully on-site at our San Jose, CA location.

Key Responsibilities

Power Integrity Analysis & Sign-off

Own static and dynamic IR drop and electromigration analysis at block and full-chip levels, driving closure to foundry sign-off criteria
Drive UPF-based power domain planning and power-aware sign-off across multi-voltage designs
Analyze thermal and current density issues and recommend design modifications to ensure long-term reliability

Design Convergence & Cross-Functional Partnership

Collaborate with package, power grid, and floorplan teams to identify and resolve voltage drop hotspots and EM violations early in the design cycle
Provide actionable feedback to implementation teams on power grid reinforcement, decap strategy, and hard-macro / SerDes integration
Partner with RTL, STA, verification, IP vendors, and foundry to drive power integrity convergence through tapeout

Methodology & Automation

Develop and refine EMIR runsets, stimulus methodologies, and reporting dashboards to improve predictability and reduce iterations
Build and maintain EMIR analysis flows and automation infrastructure for efficient multi-corner analysis
Deliver clear, actionable root-cause analysis and mitigation guidance at both block and full-chip levels

Basic Qualifications:

Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field
8+ years of experience in IR drop, electromigration analysis, and power integrity sign-off for complex SoCs at advanced nodes (7nm and below)
Deep expertise in power grid design, PDN analysis, and EM reliability mitigation, including static and dynamic IR methodologies and foundry sign-off criteria
Proficiency with Cadence Voltus and/or Synopsys RedHawk-SC / PrimeTime PX
Strong scripting ability in Tcl, Python, and/or Perl for flow automation and data analysis

Preferred Qualifications:

Master's degree in Electrical Engineering or a related field
Power integrity experience on high-speed SerDes, Ethernet PHY, or PCIe designs
Package-level power delivery analysis / co-simulation, including advanced packaging or multi-die integration exposure
Experience building EMIR methodology infrastructure that scales across multiple concurrent tapeout programs

Base salary range is $185,000 to $240,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.