Astera Labs

Principal Physical Design Engineer, Methodology

San Jose, California, United States · Work style not stated

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerAstera Labs
LocationSan Jose, California, United States
Work styleWork style not stated
Employer posted2 months ago

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

As a Principal Physical Design Engineer - Methodology, you will define, develop, and maintain the reusable physical design flows and automation infrastructure that the entire PD team relies on. You will build the RTL-to-GDSII flow, integrate and qualify tools from multiple vendors (Cadence and Synopsys), and continuously improve PPA and schedule predictability across all programs. You are the force multiplier scaling the team's capabilities and enabling faster, better tapeouts. This role is fully on-site at our San Jose, CA location.

Show full description

Key Responsibilities:

Flow & Methodology Ownership

Define, develop, and maintain reusable physical design flows spanning synthesis, place-and-route, extraction, STA, and EMIR
Own the end-to-end RTL-to-GDSII flow infrastructure across multi-vendor toolchains (Cadence Innovus, Tempus, Voltus, Pegasus; Synopsys Fusion Compiler, ICC2, PrimeTime, StarRC)
Evaluate and qualify new tool features, foundry enablement kits, and flow enhancements to continuously improve PPA and schedule predictability
Integrate and maintain DRC/LVS/extraction runsets and ensure consistency with foundry requirements

Automation & Scale

Build and enhance automation scripts and infrastructure to manage large-scale multi-corner/multi-mode STA and EMIR runs with efficient partitioning and resource usage
Develop QoR optimization frameworks and tracking methodologies to measure and improve design quality across programs
Partner with IT and compute infrastructure teams to optimize job scheduling, storage, and compute resource utilization

Standards, Quality & Enablement

Establish best practices, runset standards, and quality checks that scale across multiple concurrent tapeout programs
Support physical design engineers with flow issues, tool configurations, and methodology guidance
Drive adoption of flow improvements across the team, including training and documentation

Basic Qualifications:

Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field; Masters Preferred.
8+ years of experience in physical design methodology, CAD, or flow development for complex SoCs at advanced nodes (7nm and below)
Strong knowledge of synthesis, place-and-route, extraction, STA, and equivalence checking flows
Experience with both Cadence (Innovus, Tempus, Voltus, Pegasus) and Synopsys (Fusion Compiler, PrimeTime, StarRC, ICC2) toolchains
Expert-level scripting ability in Python, Tcl, and/or Perl for flow development and automation
Experience building and maintaining multi-corner/multi-mode analysis infrastructure
Understanding of foundry design rules, technology files, and enablement kit integration
Ability to work independently with strong prioritization and a results-driven mindset

Preferred Qualifications:

Knowledge of agentic AI solutions for EDA automation
Experience with CI/CD integration for physical design flows
Familiarity with compute farm management and job scheduling optimization
Knowledge of advanced packaging or multi-die integration flows

The base salary range is $185,000 to $240,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives, and benefits.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.