Ciena

Principal SerDes System/DSP Design Engineer

Canada · Work style not stated · Full time

Posted over 6 months ago: check it’s still open

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerCiena
LocationCanada
Work styleWork style not stated
Employment typeFull time
Employer posted27 Mar 2026

As the global leader in high-speed connectivity, Ciena is committed to a people-first approach. Our teams enjoy a culture focused on prioritizing a flexible work environment that empowers individual growth, well-being, and belonging. We’re a technology company that leads with our humanity—driving our business priorities alongside meaningful social, community, and societal impact.

We’re building the next generation of 448G electrical SerDes and pioneering optical IMDD systems to power tomorrow’s networks. Our engineering team lives at the intersection of high-performance DSP design, system modeling, and optical innovation.

How You Will Contribue:

We are seeking a highly skilled Senior SerDes System/DSP Design Engineer to join our advanced engineering team . In this role, you will lead the architecture, design, and validation of high-speed serial transceivers across electrical and optical domains. You will leverage your expertise in systems engineering, control theory, DSP algorithms, and modeling to develop cutting-edge serial electrical/optical-IMDD transceiver solutions.

Show full description

This position offers the opportunity to work on industry-leading designs at the intersection of electrical SerDes technology and advanced optical communications, driving innovations that enable next-generation high-capacity networks.

Lead the design and development of electrical SerDes DSP architectures for high-speed data communication systems.
Perform system-level evaluation, modeling, and performance analysis of SerDes transceiver solutions including impairments and mitigation techniques.
Develop algorithms and architectures for adaptive equalization, maximum likelihood sequence detection (MLSD), and timing recovery algorithms.
Integrate control theory and advanced DSP designs into feasible hardware implementations.
Collaborate with cross-functional teams (analog design, ASIC design, electro-optical hardware, firmware) to optimize SerDes performance in end-to-end systems.
Conduct design trade-offs to meet stringent performance, power, and area targets.
Analyze channel models, analog circuits impairments (DAC, ADC, AFE, …) and system constraints to determine system level margin and FEC (forward error correction) performance and optimize system margin.
Provide system level specifications for different sub-blocks of SerDes transceivers such as DAC, ADC, AFE, PLL.
Evaluate and model IMDD optical links and formulate strategies to enhance system robustness.
Document design specifications, system performance results, and contribute to IP generation and innovation roadmaps.

The Must Haves

Advanced expertise in electrical SerDes DSP design and implementation.
Proven experience in SerDes system-level evaluation, modeling, and simulation.
Strong proficiency in control theory and digital signal processing (DSP) applied to high-speed communication systems.
Familiarity with optical IMDD (Intensity Modulation Direct Detection) systems.
Deep understanding of adaptive equalization techniques for high-speed links.
Proficiency with maximum likelihood sequence detection (MLSD) approaches.
Expertise in timing recovery schemes in high-speed serial links.
Practical knowledge of FEC performance modeling and system-level performance optimization.
Experience with MATLAB, Python, or C/C++ for algorithm design and simulation.
Strong problem-solving skills and ability to work across hardware/software boundaries.
Ph.D. in Electrical Engineering with background in digital communications and signal processing.
8+ years of experience in high-speed serial link or communication system design.

Nice to Haves:

Knowledge of industry standards such as PCIe, IEEE, Ethernet, or OIF standards for optical communication.
Hands-on experience with lab bring-up, characterization, and debugging of SerDes links.

Pay Range:

The annual salary range is $126,100 - $201,500 CAD.

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

Non-Sales employees may be eligible for a discretionary incentive bonus, while Sales employees may be eligible for a sales commission. In addition to competitive compensation, Ciena offers a comprehensive benefits package, including medical, dental, and vision plans, participation in 401(K) (USA) & DCPP (Canada) with company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation time. We also comply with all applicable laws regarding Paid Family Leave and other leaves of absence.

At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.