NXP

Principal Verification Engineer, Digital IP

India · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerNXP
  • LocationIndia
  • Work styleWork style not stated
  • Employment typeFull time
  • Employer posted

Job Title: Principal Verification Engineer

Primary Location: Bengaluru, India

Role Summary:

We are part of MCU/MPU Engineering, a central design organization within NXP, developing products for multiple business lines in Automotive, Internet of Things (IoT), Networking, and Radio Frequency products, with expertise in hardware engineering, including architecture, IP, and full SoC Design.

MME's Digital IP team produces design solutions covering the very wide range of SoCs required by the business lines. The team is challenged to produce industry-leading solutions covering very cost-sensitive, low-power devices to highly integrated, high-performance, multi-cohort devices compliant with the latest automotive and industrial safety and security standards.

Job Responsibility:

  • Responsible for the pre-silicon verification of IP modules or, IP subsystems
  • Responsible for defining and writing IP verification plans based on requirements documents (industry standards, product requirements, IP architecture and IP implementation specifications)
  • Interface to HW, FW, and SW design teams, as well as to architecture and system engineering teams, to understand functionality and application of the IP or subsystem.
  • Responsible for executing verification plan according to the product specification and verification requirements defined by product architects.
  • Responsible for architecting, developing, debugging and running UVM based verification environment for RTL simulation.
  • Define and develop test cases in an appropriate verification framework. Create stimulus and assertions, run simulation, debug test cases on the design models (RTL, power aware RTL, gate level, FPGA, Emulation platform), run regression, collect and analyze code/functional coverage.
Show full description

Job Qualification:

  • Degree in Electrical Engineering or Computer Science, with 10+ years of experience on IP/Sub-System Verification
  • Proven experience in testbench design and development using UVM methodology for IP/Subsystem and SOC.
  • Advanced knowledge of Verilog, System Verilog, C/C++, Shell.
  • High proficiency in Metric Driven Verification concepts, functional and code coverage.
  • High proficiency in directed and constrained random methodologies.
  • Good knowledge of formal verification methodologies and assertions.
  • Experience with debugging of designs pre- and post-silicon, in simulation and on the bench.
  • Excellent written and verbal communication skill.
  • Good knowledge in scripting like Perl, TCL or Python is a plus

More information about NXP in India...

#LI-7013

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • Employment typeFull time
  • SeniorityLead / Principal
  • Employer posted
  • Added to ROLIVA
  • Last checked

Skills in this posting

Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.

Python

Explore similar roles

Similar jobs

NXP

Process Engineer

Thailand

Work style not statedFull time

NXP

Technician Area 3

Netherlands

Work style not statedPart time

NXP

Process Technician

United States

Work style not statedFull time