Silicon Labs

Senior Analog Design Engineer

Singapore · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerSilicon Labs
  • LocationSingapore
  • Work styleWork style not stated
  • Employment typeFull time
  • Employer posted

Silicon Labs (NASDAQ: SLAB) is the leading innovator in low-power wireless connectivity, building embedded technology that connects devices and improves lives. Merging cutting-edge technology into the world’s most highly integrated SoCs, Silicon Labs provides device makers the solutions, support, and ecosystems needed to create advanced edge connectivity applications. Headquartered in Austin, Texas, Silicon Labs has operations in over 16 countries and is the trusted partner for innovative solutions in the smart home, industrial IoT, and smart cities markets. Learn more atwww.silabs.com.

Detailed design of analog/mixed-signal/RF circuits, including design capture, layout, test, evaluation and debugging of prototype ICs and design support for mass production

Responsibilities

Perform analog/mixed-signal architect, design and layout, simulation for the block-level specifications.

Show full description

Support RF design and layout, simulation for the block-level specifications.

Be good in lab testing, characterization and troubleshooting.

Develop the innovative new design for patenting or protecting as trade secret.

Provide the guidance to the layout designers for sensitive custom layouts.

Support the product definition, the test program development and the manufacturing/production/customer needs.

Conduct technical sharing.

Be a good team player to work well with internal and external partners.

Skills You Will Need
Minimum Qualifications:

PhD / Master’s/ Bachelors degree in microelectronics/electronics engineering

Experience in CMOS analog/mixed-signal designs, such as BG, LDO, ADC, DAC, PLL, OSC, TX or RX.

Knowledge in ESD and Latchup.

Knowledge in behavior modeling VerilogA & VerilogAMS.

Excellent written and verbal presentation skills.

Benefits & Perks:
You can look forward to the following benefits:

Insurance plans with Outpatient cover

Flexible work policy

#LI-Hybrid

#LI-DK1

Silicon Labs is an equal opportunity employer and values the diversity of our employees. Employment decisions are made on the basis of qualifications and job-related criteria without regard to race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status, or any other characteristic protected by applicable law.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • Employment typeFull time
  • SenioritySenior
  • Employer posted
  • Added to ROLIVA
  • Last checked

Explore similar roles

Similar jobs

Silicon Labs

IC Design Engineer

Singapore

Work style not statedFull time