NXP

Senior Analog Designer

France · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerNXP
  • LocationFrance
  • Work styleWork style not stated
  • Employment typeFull time
  • Employer posted

Job Summary

NXP Semiconductors France SAS is seeking a highly skilled and experienced Senior Analog Designer to contribute to the design and development of innovative analog circuits for our next-generation semiconductor products. This role involves leading complex analog design projects from concept to silicon.

Job Responsibilities

  • Lead the architectural definition, design, simulation, and verification of complex analog and mixed-signal circuits, including but not limited to ADCs, DACs, amplifiers, voltage regulators, and PLLs.
  • Perform detailed transistor-level design, layout supervision, and post-layout verification to ensure circuit performance, power, and area targets are met.
  • Collaborate with system architects, digital design engineers, layout engineers, and test engineers to ensure seamless integration and successful product delivery.
  • Conduct thorough design reviews, participate in root cause analysis for silicon issues, and contribute to continuous improvement of design methodologies.
  • Mentor junior analog designers and contribute to the technical growth of the team.
  • Stay abreast of industry trends, new technologies, and design tools to enhance design efficiency and product competitiveness.
  • Prepare comprehensive design documentation, including specifications, test plans, and characterization reports.
Show full description

Job Qualifications

  • Master's degree or Ph.D. in Electrical Engineering or a related field.
  • Minimum of 8 years of experience in analog IC design, with a strong portfolio of successful tape-outs in advanced CMOS processes.
  • Expertise in the design of various analog building blocks, such as op-amps, bandgap references, LDOs, oscillators, and data converters.
  • Proficiency with industry-standard EDA tools (e.g., Cadence Virtuoso, Spectre, Hspice, AMS simulation).
  • Solid understanding of semiconductor device physics and process variations.
  • Experience with layout considerations and supervision.
  • Strong analytical, problem-solving, and debugging skills.
  • Excellent communication and interpersonal skills, with the ability to work effectively in a collaborative team environment.
  • Fluency in English is required; French language skills are a plus.

More information about NXP in France...

#LI-7795

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • Employment typeFull time
  • SenioritySenior
  • Employer posted
  • Added to ROLIVA
  • Last checked

Explore similar roles

Similar jobs

NXP

Process Engineer

Thailand

Work style not statedFull time

NXP

Technician Area 3

Netherlands

Work style not statedPart time

NXP

Process Technician

United States

Work style not statedFull time