Aumovio

Senior ASIC AMS Verification Engineer (m/f/d) - A OT AESS

Timișoara, TM, Romania · On-site · Full-time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerAumovio
LocationTimișoara, TM, Romania
Work styleOn-site
Employment typeFull-time
Employer posted2 months ago

As Senior ASIC Analog/Mixed-SignalVerification Engineer you create models and verification tests of an ASIC in our Advanced Electronics & Semiconductor Solutions (AESS) department in Timisoara.

You have the opportunity to work on AUMOVIO’s diverse innovative automotive applications and find optimized solutions for their specific needs.

The stringent automotive requirements are to be met during verification process.

Your tasks include

Develop the mixed-signal verification strategy and its related test bench
Create models for analog blocks to be used in mixed-signal verification
Build block and system-level test benches and verification environments using Verilog/Verilog-A/SystemVerilog
Construct support utilities for verification automation, test bench automation, and other verification enhancements to improve productivity
Mentor the team and provide technical support for modelling and verification activities
Support the development of verification test plans, and verification activities
Contribute to verification infrastructure development for complex ASICs
Formulate test plans based on functional requirements, applicable standards requirements
Responsible for the definition, development, and execution of self-checking tests
Contribute to the post-silicon validation of ASICs in the lab, writing tests and scripts

Show full description

Master of Science / PhD in Electrical Engineering / Microelectronics / Physics or similar
5+ years of relevant verification experience in analog mixed-signal circuits
Understanding of design of analog circuit
Excellent programming skills on Verilog, SystemVerilog, VerilogAMS and Verilog-A
Experience in script programming(Perl/Python/Makefile/Shell and ) would be a plus
Testbench development for the verification of Mixed-Signal blocks using SystemVerilog
Familiarity with best practice chip-level verification techniques and languages
Experience with CAD Tools (ideally, Cadence AMS Simulation environment)
Familiar with usage and creation of interface elements for mixed signal simulation
Very good English language skills written and spoken
Planning and organizing skills, ability to take initiative and to communicate effectively, eagerness to grow and develop

Ready to take your career to the next level? The future of mobility isn’t just anyone’s job. Make it yours! Join AUMOVIO. Own What’s Next.

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.