NXP
Senior HW Digital Design Verification Engineer
France · Work style not stated · Full time
Apply on the employer’s site ↗See how well you match this job
You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.
About the role
Description from the employer’s posting. Check the employer’s page for the current version.
- EmployerNXP
- LocationFrance
- Work styleWork style not stated
- Employment typeFull time
- Employer posted
Job Summary
NXP Semiconductors Netherlands B.V. is seeking a highly skilled and experienced Senior HW Digital Design Verification Engineer to join our dynamic team. In this role, you will be responsible for defining and implementing comprehensive verification strategies for complex digital designs, ensuring the robustness and correctness of our cutting-edge semiconductor products.
Job Responsibilities
- Develop and execute detailed verification plans for complex digital blocks and sub-systems, including testbench architecture, testcase development, and coverage closure.
- Implement advanced verification methodologies such as UVM (Universal Verification Methodology) and formal verification techniques.
- Create and maintain verification environments using industry-standard tools and languages (e.g., SystemVerilog, UVM, OVM, e).
- Develop directed, constrained-random, and assertion-based testbenches to thoroughly validate design functionality and performance.
- Perform functional and code coverage analysis to ensure verification completeness.
- Debug complex design and verification issues, working closely with design engineers to identify root causes and propose solutions.
- Collaborate with design, architecture, and software teams to understand design specifications and requirements.
- Contribute to continuous improvement of verification methodologies, flows, and tools.
- Mentor junior engineers and share technical expertise within the team.
Show full description
Job Qualifications
- Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
- 5+ years of experience in digital design verification of complex ASICs/SoCs.
- Strong proficiency in SystemVerilog and UVM.
- Demonstrated experience in developing comprehensive test plans and verification environments from scratch.
- Solid understanding of digital design principles, computer architecture, and communication protocols.
- Experience with industry-standard EDA verification tools (e.g., simulators, waveform viewers, coverage analysis tools).
- Familiarity with scripting languages (e.g., Python, Perl, Tcl).
- Experience with formal verification techniques is a plus.
- Excellent problem-solving, analytical, and debugging skills.
- Strong communication and interpersonal skills, with the ability to work effectively in a collaborative team environment.
More information about NXP in France...
#LI-7795
Check your resume against this job Free, no sign-up. Nothing you paste is stored.
Staying safe while you apply
- Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
- Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
- Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.
Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.
Preparing for this role with ROLIVA
- Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
- Prepare honestly.
Build interview stories and application drafts from your own evidence.
- Keep track.
Save the role and record your own application status and follow-ups.
At a glance
- Employment typeFull time
- SenioritySenior
- Employer posted
- Added to ROLIVA
- Last checked
Skills in this posting
Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.