NXP

Senior Lead Engineer - SoC Design Verification

India · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerNXP
LocationIndia
Work styleWork style not stated
Employment typeFull time
Employer posted23 Jul 2026

We are seeking a highly driven Senior Design Verification Engineer for RTL functional verification of cutting-edge in‑vehicle networking devices within NXP’s next‑generation automotive product line. In this individual‑contributor role, you will architect, enhance, and maintain advanced UVM‑based and C‑based verification environments. You will define robust verification strategies, craft comprehensive test plans, and drive metric‑driven verification to full closure. You will collaborate closely with world‑class teams across Design, Architecture, Validation, and Firmware, ensuring seamless integration and adherence to rigorous automotive design and quality processes. This is an opportunity to shape the verification strategy of high‑impact automotive solutions that define reliability, safety, and performance for vehicles worldwide

Main Job Tasks and Responsibilities:

Create robust verification architecture, verification testplan and verification metric closure documentation to comply with NXP verification and validation process.

Show full description

Architect and develop testbenches using System Verilog and UVM for functional and power aware RTL verification. Contribute to defining verification strategy (Directed, Constrained random and Formal) for IP, Sub-System and SoC verification.

Develop UVM components like Agents (active and passive), Scoreboards and Environment etc., Develop Assertions, functional coverage.

Develop Test plan, UVM based test sequences, layered sequences, virtual sequencers.

Drive closure of verification metrics to cover verification space. Work with a team to identify and close gaps in Functional, Power aware and Gate level timing Simulation.

Develop ‘C’ testcases for HW-FW Simulation and FPGA Prototyping.

Regression setup, debug of RTL and Gate level Netlist.

Work closely with Architecture, digital and analog design, DV and validation teams to ensure timely delivery of quality products

Minimum Required Qualifications

B.S./M.S. Electrical/Computer Engineering (or similar degrees)

8+ Years of proven track record of ASIC/SoC verification, taking several chips from specification to tape out.

Proven Expertise with UVM and/or System Verilog based verification.

Proven experience of standard ASIC verification including

Planning Test

Testbench creation.

Code and Functional Coverage

Directed and Constrained random stimulus generation and test.

Low power verification. UPF/CPF Flow.

SVA Assertion.

C/C++, Perl, Python scripting.

Experience working with tools like GIT, Jira, Confluence.

More information about NXP in India...

#LI-2734

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.