Altera

Senior Package Reliability Engineer

United States · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerAltera
LocationUnited States
Work styleWork style not stated
Employment typeFull time
Employer posted16 Jul 2026

Job Details:

Job Description:

About Altera

At Altera™, our independence as the world’s largest pure‑play FPGA solutions provider gives us the focus, speed, and agility to innovate without compromise. With more than four decades of industry‑leading FPGA expertise, our singular mission is to deliver the programmable technologies that help customers differentiate, innovate, and scale across rapidly evolving markets like AI, cloud, networking, and edge. As an independent company, we move faster, invest deeper, and partner more closely—empowering our teams to drive breakthrough innovation and shape the future of the FPGA industry.

About the Role

We are seeking an experienced semiconductor Package Reliability Engineer responsible for characterizing and qualifying advanced 2.5D/3D semiconductor packages. This role requires partnering with package development engineers and semiconductor package assembly and manufacturing teams for selection of packaging materials based on thermal and thermomechanical characterization for advanced packaging technologies.

Show full description

Key Responsibilities

Partner with package development and assembly teams for packaging materials (substrate, and assembly materials) selection to meet product thermomechanical reliability requirements

Develop and maintain advanced semiconductor package thermal and thermomechanical finite element models using commercial software (e.g., Ansys, Abaqus)

Define, execute and interpret package coplanarity, warpage, and second level reliability data collection strategies to calibrate the thermal and thermomechanical FEM models

Lead package reliability evaluations to validate package robustness as defined by industry standards such as JEDEC, MIL-STD, IPC, and AEC using test-chips and products

Understand FPGA use conditions and develop customer reports, communications related to package thermal and thermomechanical concerns.

Perform reliability lifetime prediction modeling from stress test/field data

Develop and own package DFMEA/FMEA’s partnering with development and manufacturing teams

Salary Range

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.

$166,900 - $240,000 USD

We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.

#LI-MD1

Qualifications:

Minimum Qualifications

Master's degree in Mechanical Engineering, Materials Science, Packaging Engineering, or a related technical field with 8+ years of experience in semiconductor package thermal and thermomechanical analysis

8+ years of experience using thermal and thermomechanical simulation tools (e.g., Ansys, Abaqus, COMSOL, or equivalent) to develop and analyze warpage, coplanarity, stress, and deformation models for advanced semiconductor packages.

8+ years of experience developing, analyzing, and validating advanced semiconductor packaging technologies, including 2.5D, 3D, and heterogeneous integration packages, with a strong understanding of package reliability.

3+ years of experience applying reliability statistics, failure analysis methodologies, and lifetime modeling techniques to semiconductor packaging and product reliability assessments.

3+ years of experience developing scripts or software using Python for automation, simulation workflows, data analysis, and post-processing.

Preferred Qualifications

Deep understanding of thermal, mechanical and thermomechanical characteristics of advanced 2.5D/3D flip-chip packages

Ability to correlate between thermomechanical simulations and package dynamic warpage and package behavior in surface mount system level assembly

Develop customer facing collaterals for packaging risk assessments

Job Type:

Regular

Shift:

Shift 1 (United States of America)

Primary Location:

San Jose, California, United States

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.