Cadence

Senior Principal Digital Design Engineer

United States · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerCadence
  • LocationUnited States
  • Work styleWork style not stated
  • Employment typeFull time
  • Employer posted

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Position Overview

As a Senior Principal Digital Design Engineer, you will be responsible for the design, development, and ongoing support of system-level memory IP models used in hardware-based verification products.

You will work across a broad range of memory technologies and interfaces, including SDRAM (LPDDR, HBM), NAND Flash (ONFI/QSPI/OSPI), eMMC, SD Card, DFI, and UFS. In addition to developing new memory models, you will maintain and enhance existing products to ensure performance, quality, usability, and long-term customer support.

This role is a highly collaborative individual-contributor position that requires strong RTL design and verification expertise, excellent debugging skills, and the ability to work directly with internal and external customers on complex emulation, simulation, and verification challenges.

Show full description

Key Responsibilities

  • Design, develop, verify, and productize system-level memory IP models for hardware-based verification platforms.
  • Develop memory models supporting technologies and interfaces such as LPDDR, HBM, NAND Flash (ONFI/QSPI/OSPI), eMMC, SD Card, DFI, and UFS.
  • Maintain, enhance, debug, and support existing memory IP products throughout their lifecycle.
  • Develop high-quality RTL using Verilog/SystemVerilog, applying sound design and coding practices.
  • Develop and execute verification strategies using industry-standard simulation and emulation tools and methodologies.
  • Diagnose and resolve complex RTL, protocol, system, and customer issues through effective debugging and root-cause analysis.
  • Create and maintain technical documentation for memory IP, including design specifications, user documentation, and product support materials.
  • Work directly with internal and external customers to understand requirements, investigate issues, and develop effective solutions for emulation, simulation, and verification environments.
  • Plan and manage individual project schedules, priorities, deliverables, and technical tasks while adapting to changing business and customer needs.
  • Collaborate with cross-functional engineering teams to support cross-verification, knowledge sharing, and cross-training across memory IP products.
  • Contribute to and help evolve engineering lifecycle processes, methodologies, and quality practices to ensure reliable, maintainable, and high-quality products.
  • Proactively identify technical risks and opportunities for improvement and drive issues to resolution.

Required Qualifications

  • MSEE or equivalent advanced degree with a minimum of 5 years of significant experience designing complex protocols, RTL, and/or hardware systems.
  • Extensive hands-on experience with Verilog/SystemVerilog RTL design.
  • Strong understanding of RTL verification methodologies, tools, and flows.
  • Demonstrated ability to debug complex hardware, RTL, protocol, and system-level issues.
  • Strong analytical and problem-solving skills, with the ability to identify root causes and develop practical solutions.
  • Excellent written and verbal communication skills in English.
  • Proven ability to work effectively as an individual contributor while collaborating closely with engineering, product, and customer-facing teams.
  • Strong organizational and planning skills, with the ability to manage multiple priorities, schedules, and deliverables in an agile and adaptive environment.
  • High emotional intelligence and a collaborative approach to communication, problem-solving, and conflict resolution.
  • Preferred Qualifications
  • Experience with Cadence simulation and/or emulation products.
  • Experience with hardware emulation, simulation, or other hardware-based verification platforms.
  • Programming or scripting experience with Perl, Tcl/Tk, C-shell, or similar languages.
  • Experience with memory subsystem architecture, design, and operation.
  • Experience designing or verifying memory protocols such as LPDDR, HBM, NAND Flash, eMMC, SD, DFI, or UFS.
  • Experience developing reusable IP models or verification components for complex SoC or system-level environments.

What Success Looks Like

Success in this role means delivering robust, reusable, and customer-ready memory IP models while continuously improving existing products. You will combine deep RTL and verification expertise with strong debugging, communication, planning, and collaboration skills to solve challenging problems and help advance the quality and capabilities of the overall memory IP portfolio.

The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

Software engineer jobs in United States

ROLIVA currently lists 4410 open roles like this in United States.

Employers hiring for this

  • Capital One Financial423 open roles
  • General Motors186 open roles
  • Shieldai179 open roles
  • Boeing118 open roles
  • Hewlett Packard Enterprise103 open roles

Top skills asked for

Listings whose description mentions each term. A mention is not a requirement.

Advertised salary for this role here

These are advertised ranges, not what people are paid.

  • USD a year, after annualising200–465,000 (180 listings, 14 employers)

At a glance

  • Employment typeFull time
  • SeniorityLead / Principal
  • Employer posted
  • Added to ROLIVA
  • Last checked

Explore similar roles

Similar jobs