NXP
Senior/Principal verification Engineer
India · Work style not stated · Full time
Apply on the employer’s site ↗See how well you match this job
You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.
About the role
Description from the employer’s posting. Check the employer’s page for the current version.
- EmployerNXP
- LocationIndia
- Work styleWork style not stated
- Employment typeFull time
- Employer posted
Verification Planning & Execution
- Define comprehensive verification strategies and verification plans based on architecture and design specifications.
- Develop and execute block-level, subsystem-level, and SoC-level verification environments.
- Drive verification closure through functional, code, assertion, and toggle coverage metrics.
- Create test plans, verification testcases, and sign-off criteria.
Testbench Development
- Architect and develop scalable SystemVerilog/UVM-based verification environments.
- Design reusable Verification Components (UVCs), scoreboards, checkers, monitors, and reference models.
- Develop constrained-random, directed, and scenario-based tests.
- Integrate third-party VIPs and custom verification IPs.
Assertion & Formal Verification
- Develop SystemVerilog Assertions (SVA) for protocol and functional checking.
- Utilize assertion-based verification techniques to improve bug detection efficiency.
- Collaborate with formal verification teams for property development and closure.
Show full description
Debug & Root Cause Analysis
- Analyze simulation failures and identify RTL, testbench, or architectural issues.
- Work closely with design and architecture teams to resolve functional and performance-related bugs.
- Lead complex debug activities across multiple IPs and subsystems.
Coverage & Sign-Off
- Define and track functional coverage models.
- Drive functional, code, assertion, and cross-coverage closure.
- Review verification metrics and provide sign-off recommendations.
- Ensure compliance with overall project verification and quality goals.
SoC Verification
- Lead end-to-end verification of large SoCs including:
- Interconnect and fabric verification
- Cache coherency verification
- Memory subsystem verification
- Boot and reset validation
- Low-power verification
- Performance and stress testing
Leadership & Mentoring
- Provide technical leadership to verification teams.
- Mentor junior and senior engineers on UVM, verification methodologies, and debug techniques.
- Participate in hiring, technical interviews, and project planning.
- Drive best practices and verification process improvements.
More information about NXP in India...
#LI-2734
Check your resume against this job Free, no sign-up. Nothing you paste is stored.
Staying safe while you apply
- Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
- Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
- Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.
Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.
Preparing for this role with ROLIVA
- Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
- Prepare honestly.
Build interview stories and application drafts from your own evidence.
- Keep track.
Save the role and record your own application status and follow-ups.
At a glance
- Employment typeFull time
- SeniorityLead / Principal
- Employer posted
- Added to ROLIVA
- Last checked