Axiado
Senior System Level Verification Engineer
Hyderabad, TS, India · On-site · Full-time
Apply on the employer’s site ↗See how well you match this job
You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.
About the role
Description from the employer’s posting. Check the employer’s page for the current version.
- EmployerAxiado
- LocationHyderabad, TS, India
- Work styleOn-site
- Employment typeFull-time
- Employer posted
Design Verification Technical Team Lead position is your opportunity to join one of the industry’s leading companies in Smart Edge SoCs for network/systems control, management security systems, and IOT.
You will be responsible for chip level verification of complex ARM based SOC HW, debugging, and ROM and FW bringup.
Key Responsibilities
Develop SOC system level test environment for simulation and emulation, including log generation, backdoor configuration and device modeling
Develop testplan and tests, including error condition tests and stress tests
Run and debug tests in regressions, both in simulation and on emulator
Work with other teams in root-causing HW issues, and creating system level test cases for them
Validation ROM
Work with SW team in debugging device driver issues, and OS boots
7 years of DV or validation experience, and 5 years of system Level verification experience using C
Show full description
Has worked through complete project cycle of an SOC ASIC chip
Thorough understanding of CPU and its debug architecture, as well as SOC system architecture
Proficient in programming and modeling typical SOC connected devices, such as JTAG, UART, SPI, I2C.
Proficient in testplanning, test case development using C, and self checking in such tests
Proficient in RTL debugging using waveform viewer
Mastery in C programming, and fluent in scripting languages such as Make, Python, Perl and shell script
Fluent in documentation and issue tracking using Confluence and Jira tools
Preferred experience in
Validation on emulation, FPGA and post-silicon
Complex IP interface validation of USB, Ethernet, PCIE, DDR
Using AI tools in testplanning, generation and debugging
- Experience with SPDM, PLDM, MCTP protocols
- Experience with Caliptra, Crypto/security APIs
- Experience with bootloaders and platform firmware, including initialization, boot flows, reset handling, recovery, and firmware-update mechanisms.
- Understanding of firmware authentication/signature verification, OTP provisioning
Check your resume against this job Free, no sign-up. Nothing you paste is stored.
Staying safe while you apply
- Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
- Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
- Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.
Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.
Preparing for this role with ROLIVA
- Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
- Prepare honestly.
Build interview stories and application drafts from your own evidence.
- Keep track.
Save the role and record your own application status and follow-ups.
At a glance
- Work styleOn-site
- Employment typeFull-time
- SeniorityMid level
- Employer posted
- Added to ROLIVA
- Last checked
Skills in this posting
Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.