Altera

SOC Frontend Integration Engineer

Malaysia · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerAltera
  • LocationMalaysia
  • Work styleWork style not stated
  • Employment typeFull time
  • Employer posted

Job Details:

Job Description:

We are looking for energetic & experienced SoC Frontend Integration Engineer at various level to be part of our growing team to drive the frontend integration of complex System-on-Chip (SoC) FPGA designs. In this role, you will own top-level SoC RTL integration and drive quality, scalability, and robustness across multiple IPs and subsystems.

You will work cross-functionally with architecture, IP design, verification, reliability, timing/power, physical design, and post-silicon teams, playing a critical role in taking SoCs from concept to tapeout.

Key Responsibilities

  • Construct SoC frontend RTL integration, assembling internal and third-party IPs into top-level SoC designs
  • Own SoC top-level RTL, hierarchy, connectivity, and scalability strategy
  • Drive SoC-level frontend quality checks and closure
  • Partner closely with verification teams to enable SoC-level simulation, emulation, and regression environments
  • Collaborate closely with software team to enable integration of SoC into Quartus
  • Provide high-quality frontend handoff to various SoC teams to enable other various checkouts like physical integration, timing/power convergence, pinout development, and reliability assessments.
  • Debug and resolve complex integration issues across RTL, verification, and downstream flows
  • Review IP deliverables and influence interfaces, clocking, reset, and power requirements
  • Promote SoC integration best practices
  • Continuously improve SoC integration flows, automation, and documentation
Show full description

Qualifications:

Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field

Experience with RTL design and integration using Verilog/SystemVerilog

Knowledge various RTL quality checks required such as Lint, CDC/RDC, logical verification compile, emulation are required

Solid understanding of SoC architectures and IP-based design methodologies

Experience running and debugging frontend quality checks (lint, CDC, RDC)

Comfortable working in a Linux environment and using scripting languages (Perl, Python, Tcl, or Shell)

Strong debugging, problem-solving, and cross-functional communication skills

Knowledge in AI/ML SoC to improve productivity in SoC Integration are advantageous

Job Type:

Regular

Shift:

Shift 1 (Malaysia)

Primary Location:

Penang 15, Penang, Malaysia

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • Employment typeFull time
  • Employer posted
  • Added to ROLIVA
  • Last checked

Skills in this posting

Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.

Python

Explore similar roles

Similar jobs