NXP
SoC Physical Designer
China · Work style not stated · Full time
Apply on the employer’s site ↗See how well you match this job
You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.
About the role
Description from the employer’s posting. Check the employer’s page for the current version.
- EmployerNXP
- LocationChina
- Work styleWork style not stated
- Employment typeFull time
- Employer posted
As a Graduate Physical Design Engineer, you will participate in the development of advanced semiconductor products and be involved in the complete physical implementation flow.
Your responsibilities include:
- Support SoC and subsystem physical design implementation from netlist to GDSII.
- Participate in floorplanning, power planning, placement, clock tree synthesis (CTS), routing, and chip finishing activities.
- Perform timing, power, signal integrity, and physical verification analysis.
- Debug design implementation issues and drive convergence toward project PPAC (Performance, Power, Area, Cost) targets.
- Work with cross-functional teams including RTL Design, DFT, Verification, IP, Package, and Technology teams.
- Develop and improve EDA automation scripts using Python, Tcl, or other scripting languages.
- Explore AI-assisted design methodologies to improve engineering productivity and design quality.
- Support silicon bring-up, design reviews, and tapeout activities.
- Contribute to continuous improvement of backend methodologies, flows, and best practices.
Show full description
Qualifications：
- Master's degree (graduating in 2027) in:
- Microelectronics
- Integrated Circuit Design
- Electronic Engineering
- Computer Engineering
- Automation
- Related disciplines
- Basic knowledge of VLSI design flow and semiconductor fundamentals.
- Familiarity with Linux/Unix environments.
- Programming experience in Python, Tcl, Perl, Shell, or C/C++.
- Strong analytical and problem-solving skills.
- Good communication and teamwork skills.
- Fluent written and spoken English.
Preferred
- Coursework or project experience in:
- ASIC/SoC Design
- Physical Design
- Timing Analysis
- DFT
- Digital IC Design
- Hands-on experience with EDA tools such as:
- Synopsys Fusion Compiler
- ICC2
- PrimeTime
- Cadence Innovus
- Tempus
- Calibre
- Experience with machine learning or AI applications in semiconductor design.
- Publications, competitions, or research projects related to EDA or IC design are a plus.
More information about NXP in Greater China...
#LI-6650
Check your resume against this job Free, no sign-up. Nothing you paste is stored.
Staying safe while you apply
- Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
- Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
- Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.
Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.
Preparing for this role with ROLIVA
- Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
- Prepare honestly.
Build interview stories and application drafts from your own evidence.
- Keep track.
Save the role and record your own application status and follow-ups.
At a glance
- Employment typeFull time
- Employer posted
- Added to ROLIVA
- Last checked
Skills in this posting
Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.