NXP

Sr. Lead ASIC design Engineer - Digital Design

India · Work style not stated · Full time

Posted over 6 months ago: check it’s still open

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

Key Responsibilities
Define and implement hardware architectures optimized for AI inference SOC's
Contribute to micro-architecture definition and evaluate design trade-offs for complex SOC including custom-ISA based processors, high-speed interconnects & high-bandwidth IO's
Own features end-to-end: specification → RTL → integration → synthesis → debug
Collaborate with physical design teams on synthesis, timing closure, and power optimization.
Collaborate with verification team to ensure design correctness.
Work with architect engineers to model workloads, analyze performance bottlenecks, and validate AI inference use cases.

Show full description

More information about NXP in India...

#LI-2734

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.