Cadence

Sr Principal Design Engineer

India · Work style not stated · Full time

Posted over 6 months ago: check it’s still open

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerCadence
  • LocationIndia
  • Work styleWork style not stated
  • Employment typeFull time
  • Employer posted

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Summary

We are seeking a highly skilled RTL Design Engineer with deep expertise in PCIe protocol (Gen4/Gen5/Gen6) to join our PCIe Controller IP development team. The candidate will be responsible for designing, implementing, and verifying RTL for PCIe controllers and related subsystems, ensuring compliance with protocol standards and performance targets.

Key Responsibilities

  • Architect and implement RTL for PCIe IP blocks
  • Collaborate with system architects to define micro-architecture and design specifications.
  • Responsible for the quality of Design Quality. Expertise in LINT/CDC, Synthesis is Must.
  • Work closely with verification teams to develop testbenches and validate functionality.
  • Participate in interoperability testing
  • Contribute to performance, power, and area optimization in advanced nodes.
  • Interface with cross-functional teams including PHY, software, and validation.
Show full description

Required Skills

  • Strong hands-on experience in RTL design using Verilog/SystemVerilog.
  • Deep understanding of PCIe protocol stack and transaction layers.
  • Experience with AXI & PXC interfaces, DMA engines, and MSI interrupt handling,
  • Familiarity with CDC design principles and asynchronous FIFO implementation.
  • Proficiency in synthesis, linting, and static timing analysis.
  • Exposure to formal verification and assertion-based design methodologies.
  • Experience with simulation tools and waveform debugging.

Education

  • Bachelor’s or Master’s degree in Electronics /Electrical Engineering , or related field.

We’re doing work that matters. Help us solve what others can’t.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

Software engineer jobs in Bengaluru

ROLIVA currently lists 1174 open roles like this in Bengaluru.

Employers hiring for this

  • Cadence66 open roles
  • Hewlett Packard Enterprise64 open roles
  • Okta63 open roles
  • Databricks45 open roles
  • Renesas Electronics27 open roles

Top skills asked for

Listings whose description mentions each term. A mention is not a requirement.

At a glance

  • Employment typeFull time
  • SeniorityLead / Principal
  • Employer posted
  • Added to ROLIVA
  • Last checked

Explore similar roles

Similar jobs