Cadence

Sr. Principal Product Engineer – Digital & Signoff Group (DSG)

India · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerCadence
LocationIndia
Work styleWork style not stated
Employment typeFull time
Employer posted1 Jun 2026

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Sr. Principal Product Engineer – Digital & Signoff Group (DSG)

Location: Bangalore
Team: Cadence DSG (Digital & Signoff Group)

The Opportunity

Join Cadence’s Digital and Signoff Group (DSG) as a Product Engineer, where you will act as the vital bridge between R&D, Application Engineering, and our global customers. In this high-impact role, you will influence the next generation of chip design software, helping industry leaders solve complex physical design challenges at 7nm and below.

Key Responsibilities

Technical Expert: Serve as the primary place-and-route (P&R) resource for internal development teams and external customers. Product Evolution: Collaborate with R&D to track, diagnose, and resolve software issues, ensuring a robust tool release cycle. Design Benchmarking: Execute competitive benchmarks to demonstrate Cadence’s edge in Power, Performance, and Area (PPA). Flow Innovation: Develop and deploy customized RTL-to-GDSII methodologies and scripts to meet specific customer design goals. Strategic Collaboration: Partner with Product Marketing to align technical capabilities with market needs and customer roadmaps.

Show full description

Requirements

Education:

Bachelors in Electronics Engineering (EE) + 8 or more years of industry experience,

Masters in Electronics Engineering (EE) + 6 or more year of digital implementation experience.

Core Expertise: Deep understanding of the full ASIC design flow (RTL-to-GDSII) with a focus on physical design and timing analysis. Advanced Node Experience: Proven hands-on experience with timing closure and PPA optimization at 7nm, 5nm, or below. Tool Proficiency: High familiarity with industry-standard EDA tools for synthesis, placement, routing, and signoff. Scripting Skills: Proficiency in Tcl, Python, or Perl (familiarity with AI-driven productivity tools is a major plus).

Communication: Strong verbal and written skills to translate complex technical issues into actionable solutions.

We’re doing work that matters. Help us solve what others can’t.

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.