Cadence

Sr Principal Verification Engineer

China · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

EmployerCadence
LocationChina
Work styleWork style not stated
Employment typeFull time
Employer posted24 Aug 2026

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Qualifications

Minimal qualification requires BS/MS degree EE or CS with [ 5-7+ years (T4) ] of experience in relevant experience.

As a [Principal Verification Engineer (T4) ] you will be responsible for scheduling, designing, developing, and supporting UVM-based verification environments, processes, and methodologies for IP models of system level memory such as SDRAM (LPDDRx, DDRx, HBMx), DFI PHY, UFS, and complex storage memory models for use on hardware-based verification products.

·Must analyze customer & vendor protocol requirements and execute on highly complex verification projects from requirements through delivery to post-delivery support.

·Must analyze product-wide feature requirements and execute on their verification.

·Must integrate additional related tools and processes—including coverage, reporting, and regressing—to build a robust team-level verification structure and competence.

Show full description

Additional responsibilities include the following:

·Researching tools, languages, methodologies and prototype processes to enhance product verification as well as to demonstrate product quality.

·Updating, enhancing, maintaining, and supporting existing system level UVM test environments for memory model products.

·Supporting product (IP Library) regression, OS compliance, process automation, and product release preparation as needed.

Job Responsibilities & Skills: [Principal Verification Engineer (T4) ]

·Candidate must be an Electrical, Electronics or Computer Science Engineer with expert understanding of HDLs and HVLs such as Verilog and SystemVerilog.

·Solid experience in simulation/emulation using these languages. He/ she should have expert working knowledge of EDA tools (Cadence/ Others) with focus towards debugging design/verification problems using these tools.

·Deep experience with UVM, SystemVerilog, and C++.

·Must have solid, deep experience on multiple protocols such as UFS Unipro and MPHY, SDRAM, Ethernet, PCIe, USB3/4, MIPI etc

·Experience with Functional Verification of complex digital systems, e.g. SoC Verification, with a Hardware Verification Language (HVL) like SystemVerilog.

·Experience with Functional Verification of complex protocol-based blocks—e.g. UFS / Unipro/ MPHY verification—with a Hardware Verification Language (HVL) like SystemVerilog.

·Experience designing and implementing complex functional verification environments is required.

·Experience in process automation with scripting is required.

Behavioral skills required.

·Possess very strong English verbal and written skills.

·Ability to establish close, collaborative working relationships with team colleagues, peers, customers, vendors, and management.

·Likewise, the ability to execute with strong individual and independent R&D skills.

·Motivation and capacity to mentor less experienced engineers and to participate in cross-functional projects.

·Explore what’s possible to complete a committed job while maintaining high product quality.

·Work effectively across functions and geographies.

·Participate in team processes; evaluate and recommend process improvements.

Strongly recommended:

·Verification experience using Cadence simulation and/or emulation products is highly desired.

·Experience in memory sub-system or controller verification and operation is strongly recommended.

We’re doing work that matters. Help us solve what others can’t.

See how well you match this job Apply on the employer’s site ↗

Check your resume against this job Free, no sign-up. Nothing you paste is stored.

Staying safe while you apply

Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
Prepare honestly.
Build interview stories and application drafts from your own evidence.
Keep track.
Save the role and record your own application status and follow-ups.

Create a free workspace or log in.