Renesas Electronics

Sr. Staff Engineer - Physical Design

Bengaluru, KA, India · On-site · Full-time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerRenesas Electronics
  • LocationBengaluru, KA, India
  • Work styleOn-site
  • Employment typeFull-time
  • Employer posted

We are seeking an experienced and highly technical Backend Physical Design Engineer to drive the physical implementation of our next-generation, high-performance SoCs. You will own the complete RTL-to-GDSII flow, focusing heavily on power recovery, clock tree optimization, and pushing aggressive PPA metrics on advanced technology nodes

Key Responsibilities

  • RTL-to-GDSII Execution: Own and drive the end-to-end physical design implementation, including floor planning, synthesis, placement, Clock Tree Synthesis (CTS), and routing.
  • PPA Optimization: Fine-tune the design to meet stringent Power, Performance, and Area (PPA) targets. Employ advanced techniques like multi-voltage domains, power gating (UPF), and datapath optimization to minimize power while maximizing speed.
  • Timing Closure & STA: Drive Static Timing Analysis (STA) across multiple corners and operating modes. Resolve setup/hold violations, signal integrity issues, and clock domain crossing constraints.
  • Physical & Formal Verification: Execute Design Rule Checks (DRC), Layout Versus Schematic (LVS), electromigration/IR drop (EMIR) analysis, and Equivalence Checking (LEC/Formality) to ensure design reliability and manufacturability.
  • Cross-Functional Collaboration: Work closely with RTL (Frontend), DFT, and Signoff teams to iterate on designs and structural changes for optimal PPA.
  • Programming/Scripting: Strong scripting skills in Tcl, Python, or Perl to automate flows and improve design methodologies
Show full description
  • Experience of about 10+ years in Physical design implementation
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • Ability to understand design specifications, can contribute to design planning, partitioning, and setup a feasible seed for convergence PD cycle.
  • Extensive experience in physical design PPA activities, including floorplanning, placement, clock tree synthesis, routing, and timing closure.
  • Good understanding of EDA tools such as Fusion Compiler, Innovus, Primetime, Tempus, VCLP, LEC, Calibre, Red Hawk.
  • Strong understanding of static timing analysis, power analysis, and signal integrity analysis.
  • Excellent problem-solving skills and attention to detail.
  • Ability to work effectively in a team environment and communicate clearly with cross-functional teams.
  • Experience in mentoring and coaching junior engineers is a plus.

Renesas is an embedded semiconductor solution provider driven by its Purpose, To Make Our Lives Easier. With a global team of over 21,000 engineers and problem solvers in more than 30 countries, we offer the opportunity to work on world‑leading technology for Automotive, Industrial, Infrastructure, and IoT, shaping a safer, healthier, greener, and smarter future.

At Renesas, TAGIE is our culture, grounded in being Transparent, Agile, Global, Innovative, and Entrepreneurial. It shapes how we work, grow and deliver on our purpose together. This collaborative spirit and mindset drive our semiconductor technology to transform industries and impact millions of lives.

We believe in rewarding our employees with a competitive benefits package alongside their salary. More information will be provided during the hiring process.

Are you ready to join our team and shape the future with us?

Renesas Electronics is an equal opportunity and affirmative action employer, committed to supporting diversity and fostering a work environment free of discrimination on the basis of sex, race, religion, national origin, gender, gender identity, gender expression, age, sexual orientation, military status, veteran status, or any other basis protected by law. For more information, please read our Diversity & Inclusion Statement.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

Software engineer jobs in Bengaluru

ROLIVA currently lists 1052 open roles like this in Bengaluru.

Employers hiring for this

  • Okta61 open roles
  • Hewlett Packard Enterprise54 open roles
  • Databricks45 open roles
  • Renesas Electronics24 open roles
  • Aecom22 open roles

Top skills asked for

Listings whose description mentions each term. A mention is not a requirement.

At a glance

  • Work styleOn-site
  • Employment typeFull-time
  • SeniorityMid level
  • Employer posted
  • Added to ROLIVA
  • Last checked

Skills in this posting

Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.

Python Agile

Explore similar roles

Similar jobs

Quantiq

DevOps Engineer

Austin, TX

Work style not stated