Analog Devices
Staff Engineer – DFT Engineering
RMZ, Bangalore, India · Work style not stated · Full time
Apply on the employer’s site ↗See how well you match this job
You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.
About the role
Description from the employer’s posting. Check the employer’s page for the current version.
- EmployerAnalog Devices
- LocationRMZ, Bangalore, India
- Work styleWork style not stated
- Employment typeFull time
- Employer posted
About Analog Devices
Analog Devices, Inc. (NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, AI, and software technologies into solutions that combat climate change, reliably connect humans and the world, and help drive advancements in automation and robotics, mobility, healthcare, energy and data centers. With revenue of more than $11 billion in FY25, ADI ensures today's innovators stay Ahead of What's Possible. Learn more at www.analog.com and on LinkedIn and X.
Job Description:
We are seeking a skilled and experienced DFT Engineer to join our VLSI design team. The ideal candidate should have a strong background in Design for Testability (DFT) techniques, including LBIST (Logic Built-In Self-Test), ATPG (Automatic Test Pattern Generation), DFT DRC (Design Rule Checking), MBIST (Memory Built-in Sefl-Test), Boundary Scan, JTAG and Analog/Phy DFT.
Show full description
Responsibilities:
- Collaborate with the Design/Arch/PTE/PD team to ensure efficient and effective testability of complex integrated circuits.
- Design and implement DFT features such as scan chains, compression, and built-in self-test structures to enhance testability.
- Conduct DFT DRC checks in RTL/Netlist database to ensure compliance with DFT guidelines and rules.
- Utilize Siemen’s DFT tool to perform DFT analysis and optimize testability metrics.
- Generating high quality manufacturing ATPG test patterns for stuck-at (SAF), transition fault (TDF) models using on-chip test compression techniques.
- MBIST Design (including repair) and Verification using Siemen’s EDA tool.
- Validation of DFT structures/patterns in RTL, Netlist with and without SDF.
- Work closely with the verification team to define and implement DFT verification plans.
- Work closely with physical design team for DFT implementation/constraints strategy for synthesis/STA.
- Analyze and debug test failures and collaborate with the test engineering team to resolve issues.
- Provide guidance and mentorship to junior DFT engineers.
Qualifications:
- Bachelor's/Master's degree in Electrical/Electronic Engineering, or a related field.
- 7-10 years of hands-on experience in DFT methodologies and techniques.
- Strong knowledge of LBIST, ATPG, DFT DRC, Scan compression, Low power DFT Techniques, MBIST, Boundary Scan, Analog DFT, JTAG Architecture, DFT STA Constraint development.
- Hand-on experience/expertise in Cadence/Siemen’s DFT EDA tools for Scan stitching, DRC, ATPG, Coverage improvement, MBIST, Boundary Scan.
- Proficiency in scripting languages such as Perl, Tcl, and/or Python for automation.
- Solid understanding of digital design fundamentals, RTL coding, Lint/CDC, Low Power Checks and ASIC design flow.
- Excellent problem-solving skills and ability to work effectively in a team-oriented environment.
- Strong communication and interpersonal skills.
For positions requiring access to technical data, Analog Devices, Inc. may have to obtain export licensing approval from the U.S. Department of Commerce - Bureau of Industry and Security and/or the U.S. Department of State - Directorate of Defense Trade Controls. As such, applicants for this position – except US Citizens, US Permanent Residents, and protected individuals as defined by 8 U.S.C. 1324b(a)(3) – may have to go through an export licensing review process.
Analog Devices is an equal opportunity employer. We foster a culture where everyone has an opportunity to succeed regardless of their race, color, religion, age, ancestry, national origin, social or ethnic origin, sex, sexual orientation, gender, gender identity, gender expression, marital status, pregnancy, parental status, disability, medical condition, genetic information, military or veteran status, union membership, and political affiliation, or any other legally protected group.
Job Req Type: Experienced
Required Travel: Yes, 10% of the time
Shift Type: 1st Shift/Days
Check your resume against this job Free, no sign-up. Nothing you paste is stored.
Staying safe while you apply
- Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
- Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
- Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.
Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.
Preparing for this role with ROLIVA
- Check the fit.
Compare the requirements with the experience you have confirmed, including gaps.
- Prepare honestly.
Build interview stories and application drafts from your own evidence.
- Keep track.
Save the role and record your own application status and follow-ups.
Software engineer jobs in India
ROLIVA currently lists 3353 open roles like this in India.
Employers hiring for this
- Cadence128 open roles
- Nagarro116 open roles
- Hewlett Packard Enterprise70 open roles
- Okta63 open roles
- NXP60 open roles
At a glance
- Employment typeFull time
- SeniorityLead / Principal
- Employer posted
- Added to ROLIVA
- Last checked
Skills in this posting
Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.