Altera

Static Timing Analysis (STA) Engineer

Canada · Work style not stated · Full time

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerAltera
  • LocationCanada
  • Work styleWork style not stated
  • Employment typeFull time
  • Employer posted

Job Details:

Job Description:

Altera is seeking a Static Timing Analysis (STA) Engineer to support timing closure and analysis for advanced FPGA designs. This role will focus on executing timing analysis, debugging violations, and partnering with cross-functional teams to deliver high-performance, power-efficient designs.

The ideal candidate has a strong foundation in STA, experience with modern design flows, and the ability to work effectively in a collaborative engineering environment.

Key Responsibilities

Timing Analysis:
Perform static timing analysis for FPGA designs, including setup/hold checks, constraint validation, and timing signoff support.

Timing Closure Support:
Identify, debug, and resolve timing violations in collaboration with RTL, synthesis, and physical design teams.

Constraint Development:
Assist in developing and validating timing constraints to ensure accurate modeling of design intent.

Show full description

Cross-Functional Collaboration:
Work closely with design, architecture, and implementation teams to improve timing convergence.

Methodology & Flow Execution:
Apply established STA methodologies and contribute to flow improvements and automation where applicable.

Performance Optimization:
Support optimization efforts for performance, power, and area (PPA) through timing-driven analysis.

Our compensation is designed to reflect the Canadianlabourmarket. The actual salary offered may vary based on several factors, including theposition’slocation, as well as the candidate’s experience, skills, training, and job-specific knowledge. In addition to base salary, we offer performance-based incentive opportunities that reward both individual contributions and overall company success.​

Estimated Salary Range: $102.9K– $149.1K CAD​

​

We use artificial intelligence to screen, assess, or select applicants for the position.​This posting is for an existing vacancy.​Canadian work experience is notrequiredfor this role.Applicants must be eligible for any required Canada export authorizations.

Qualifications:

Required Qualifications

Experience:
6+ years of experience in Static Timing Analysis (STA) for ASIC or FPGA designs.

Technical Expertise:

Solid understanding of STA fundamentals (setup/hold, timing paths, clocking, CDC basics)

Experience with industry-standard tools (e.g., PrimeTime or equivalent)

Familiarity with synthesis and place & route flows

Design Knowledge:
Working knowledge of:

RTL design (Verilog/SystemVerilog)

FPGA or ASIC design methodologies

Debug & Problem Solving:
Ability to analyze timing reports, identify root causes, and propose actionable solutions.

Education:
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.

Preferred Qualifications

Experience with FPGA architectures and timing flows

Familiarity with advanced process nodes or high-speed designs

Scripting experience (e.g., Tcl, Python) for automation

Exposure to large-scale or distributed engineering environments

Job Type:

Regular

Shift:

Shift 1 (Canada)

Primary Location:

Toronto, Ontario, Canada

Additional Locations:

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • Employment typeFull time
  • Employer posted
  • Added to ROLIVA
  • Last checked

Skills in this posting

Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.

Python

Explore similar roles

Similar jobs