Astera Labs

Technical Lead Physical Design Engineer

Toronto, Ontario, Canada · Work style not stated

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerAstera Labs
  • LocationToronto, Ontario, Canada
  • Work styleWork style not stated
  • Employer posted

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

As an Astera Labs Technical Lead Physical Design Engineer you will play a crucial role in driving the planning, coordination, and execution supporting the design of Astera Labs' portfolio of connectivity ASICs used in the world's leading cloud service providers, server and network OEMs. This role requires end-to-end STA ownership across design stages, deep technical expertise, and close collaboration with RTL, physical design, and verification teams to ensure robust full-chip timing convergence. This role is fully on-site and in-person.

Show full description

Key Responsibilities

  • Drive timing closure from RTL through sign-off, ensuring robust timing across complex SoCs.
  • Develop and validate SDC constraints, including MMMC setup, to enable accurate and efficient STA analysis.
  • Define and manage I/O timing budgets across hierarchical designs.
  • Apply advanced sign-off methodologies at TSMC 7nm and below, including OCV/AOCV and PVT effects.
  • Leverage ETM libraries for hierarchical timing analysis and correlation, balancing runtime and accuracy.
  • Provide actionable timing feedback at both block and full-chip levels, including root cause analysis and ECO guidance.
  • Manage large-scale multi-corner/multi-mode STA runs with automation, partitioning, and efficient resource usage.
  • Generate and validate timing ECOs, partnering with physical design and RTL teams for quick closure.
  • Partner closely with design, implementation, and verification teams to drive timing convergence, providing sign-off level expertise and guidance.

Basic Qualifications

  • Bachelor’s in Electrical Engineering or Computer Science required; Master’s preferred.
  • ≥5 years of experience in timing analysis and sign-off for complex SoCs in Server, Storage, or Networking applications.
  • Expertise in timing constraints, STA methodology, and timing closure at both block and full-chip level.
  • Strong knowledge of synthesis, place-and-route, extraction, and equivalence checking flows in advanced nodes (7nm or below).
  • Proficiency with Cadence and/or Synopsys physical design/STA toolchains.
  • Strong scripting ability (Tcl, Python, Perl).
  • Ability to work independently with strong prioritization and a professional, customer-focused mindset.

Preferred Experience

  • Familiarity with high-speed SERDES and Ethernet PHY timing challenges.
  • Knowledge of ECO methodologies, DFT tools, and test coverage analysis.
  • Experience working with IP vendors for both RTL and hard-macro integration.
  • SystemVerilog/Verilog familiarity.

The base salary range is $140,000 CAD – $180,000.00 CAD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

Software engineer jobs in Toronto

ROLIVA currently lists 136 open roles like this in Toronto.

Employers hiring for this

  • Okta26 open roles
  • Capital One Financial25 open roles
  • Autodesk15 open roles
  • Broadridge6 open roles
  • Harvey6 open roles

Top skills asked for

Listings whose description mentions each term. A mention is not a requirement.

Advertised salary for this role here

These are advertised ranges, not what people are paid.

  • CAD a year, after annualising93,600–341,250 (13 listings, 6 employers)

At a glance

  • SeniorityLead / Principal
  • Employer posted
  • Added to ROLIVA
  • Last checked

Skills in this posting

Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.

Python

Explore similar roles

Similar jobs

Konecranes

Software Engineer

Leicester, England, United Kingdom

HybridFull-time