Astera Labs

Principal Analog Mixed-Signal Design Engineer

Ho Chi Minh City, Vietnam · Work style not stated

Apply on the employer’s site ↗See how well you match this job

You apply directly with the employer. ROLIVA does not submit applications from this page and is not the employer.

About the role

Description from the employer’s posting. Check the employer’s page for the current version.

  • EmployerAstera Labs
  • LocationHo Chi Minh City, Vietnam
  • Work styleWork style not stated
  • Employer posted

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

About the Role

We are seeking an experienced Analog/Mixed-Signal (AMS) Circuit Design Engineer to join our high-performance design team working on next-generation transceiver IPs targeting the FinFET technology node.

Show full description

In this role, you will design high-speed analog and mixed-signal circuits used in multi-gigabit transceivers, collaborating with layout, verification, and system teams to ensure robust performance, power efficiency, and successful silicon validation at advanced process nodes.

Key Responsibilities

  • Design critical AMS blocks such as PLLs, CDRs, TX drivers, RX front-ends, CTLEs, DFE, LDOs, bias generators, and ADC/DAC components for wireline transceivers.
  • Perform transistor-level design, simulation, and optimization for performance, power, and area across process, voltage, and temperature (PVT) corners.
  • Work closely with layout engineers to guide floorplanning, matching-sensitive layout, and parasitic-aware design.
  • Perform design verification using pre- and post-layout simulations (transient, AC, noise, Monte Carlo, corner sweep).
  • Ensure robust operation under variation, jitter, power supply noise, and crosstalk conditions.
  • Create and maintain design documentation, design reviews, and specifications.
  • Collaborate with system architects, digital design, and firmware teams to define and optimize mixed-signal interface behavior.
  • Support silicon bring-up, lab measurement correlation, and debug of design issues.
  • Use industry-standard tools (e.g., Virtuoso, Spectre, ADE, MATLAB, Python) for design and analysis.

Required Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Microelectronics, or related field.
  • 8+ years of experience in analog/mixed-signal circuit design in deep-submicron or FinFET technologies.
  • Strong experience with:
  • Transistor-level design and simulation in advanced nodes (≤ 5nm).
  • Designing analog blocks for high-speed transceivers (e.g., clocking, bias, analog front ends).
  • SPICE simulation tools and AMS verification environments.
  • Deep understanding of noise, jitter, linearity, bandwidth, gain, impedance matching, and power trade-offs.
  • Familiarity with layout interaction and parasitic-aware circuit optimization.
  • Solid debugging, problem-solving, and documentation skills.

Benefits

  • Competitive salary.
  • Performance bonus each year.
  • Long-term Incentive (refreshed each year).
  • Flexible working time.
  • Health check each year.
  • Insurance for engineer and family.
  • Lunch Allowance.
  • Company trips.

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Staying safe while you apply

  • Never pay to apply, interview or accept an offer. ROLIVA never asks you for payment to apply to a job.
  • Apply only through the official “Apply on the employer’s site” button, on the employer’s own site, and check that a recruiter’s email uses that employer’s own domain rather than a free email address.
  • Be cautious of an offer made with no real interview, or pressure to decide quickly or share financial details early.

Does something look wrong with this listing? Use “Report broken link” in the role details, or read ROLIVA’s full job-safety guidance ↗.

Preparing for this role with ROLIVA

  • Check the fit.

    Compare the requirements with the experience you have confirmed, including gaps.

  • Prepare honestly.

    Build interview stories and application drafts from your own evidence.

  • Keep track.

    Save the role and record your own application status and follow-ups.

Create a free workspace or log in.

At a glance

  • SeniorityLead / Principal
  • Employer posted
  • Added to ROLIVA
  • Last checked

Skills in this posting

Skills ROLIVA found in the employer’s own description above. A mention is not a requirement.

Python

Explore similar roles

Similar jobs

Astera Labs

DFT Engineer

Bengaluru, Karnataka, India

Work style not stated